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INTRODUCTORY REMARKS TO THE READER 
The subject of this thesis is the formulation of 
diagnostic techniques for detecting and isolating faults in 
hybrid electrical systems. The techniques are developed 
using model-variation studies. 
.Diagnostic techniques are valuable because they permit 
the engineer to a priori assess the performance of a system 
containing a malfunction. Furthermore, by knowing a priori 
how a fault will affect output signals, the engineer can 
design programmed equipment which will automatically 
monitor the system signals and detect the occurrence of a 
malfunction. 
My primary overall objective in this investigation has 
been to f.ormali ze the approach used to develop diagnostic 
information for hybrid electrical systems. The approach 
is formulated in Chapter 1. The need for efficient 
diagnostic analysis methods has grown as systems have 
become more complex. The heuristic methods for system 
testing which have been applied in the past are no longer 
satisfactory. Diagnostic analysis covers the areas of 
test information generation and test procedure specifi-
cation. These are complementary. Unless test information 
can be computed prior to the occurrence of actual system 
faults, there is no way of knowing for certain that the 
test procedures :l?pecified" are effective. 
Applications of diagnostic analysis are to test 
equipment specification and diagnostic data development. 
The latter application is essential to all diagnostic 
studies and is particularly useful for compiling fault 
dictionaries or maintenance charts which list the likely 
faults, given a set of symptoms. 
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The approach formulated in Chapter 1 is explicated 
in Ohapters 2,3, and 4. TechniQues are developed which 
are useful for deriving fault detection and isolation 
information and for specifying efficient tests. Methods 
for applying diagnostic models to analogue, combinationa1 
and sequential network diagnosis are developed in these 
chapters. 
During the draft stages of this thesis, each chapter 
was written to "stand alone". Unfortunately repetition 
has not been completely eliminated from this draft and 
some unnecessary overlap occurs in various places. In 
addition, the presentation is largely informal in the 
sense that it is devoid of mathematica1 development. 
Because premature mathematical formalism can sometimes 
obscure the simplicity of the ideas, I have used words 
where symbols might well have abbreviated the discussion. 
Owing to the original drafting method and the style of 
presentation, the number of pages is rather more than 
migh t be expected or desired. 
To the reader, I recommend that Chapter 0 be read 
quickly. Chapter 1 is long but the ideas are definitive 
and much of the material forms the bakcground for 
subsequent chapters. In Chapter 2, the first part may 
be skimmed. It contains some of the material in Chapter 1 
masticated for the analogue netWork digestive system. 
The first thirty pages can be scanned. In Ohapter 3, 
Sections 3.2 and 3.6 - 3.7 are largely original. Chapter 
4 is short and can be read rather more quickly than the 
previous chapters. 
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PROLOGUE 
Many hundreds of thousands of people gain their 
livelihood from repairing mechanical and electrical 
devices rangeing from simple home appliances to complex 
data processing systems. These people, from the 
automobile mechanic and home appliance repairman through 
to jet engine and computing system maintenance engineers 
have one factor in common; they are all concerned with 
identifying the source of any malfunction and subsequentl.y 
performing the necessary repair. Repair is accomplished 
by adjustment, modification or replacement of a part or 
parts. 
Repair may be required directly following the first 
indication of disrepair or when the state of disrepair 
reaches a certain level. Disrepair can take many forms. 
For example, there can be catastrophic states of disrepair 
such as exhibited by a toaster whose element has open 
circuited or a degraded state as when the toaster fails 
to regulate satisfactorily. People tend to try to live 
for OJ "t:li.me wi th the latter case while the former demands 
immediate action. In' general, repair is initiated 
subsequent to the indication that one or more states of 
disrepair exist. We will, from here on, refer to 
disrepair states as faults, malfunctions, or errors. 
It is assumed that the error free condition (good design) 
is recognizable. The indication of a fault will be 
termed a symptom. A symptom may be defined as a 
qualitative or quantitative change in the observable 
functioning of the device, machine, or. system. 
Observations may be visual, aural, kinesthetic or 
olfactory and they may be qualitative, or quantitative 
or a combination. The repair man may use one or all of 
these senses to make observations and from these, deduce 
J 
the likely cause(s) of the symptoms. Through a pl'Y)cedUJ:'e 
whic h is equi valen t to a sequential decision process, the 
physical changes which brought about the state of disrepaiI' 
can be isolated; the fault can be located. Observing (or 
perhaps recognizing) a symptom which is indicative of a 
malfunction~, Viill be termed fault detection. Using 
information from the observable symptom (eff'ect) to 
locate the more basic (cause) of the symptom or perhaps 
another symptomvwill be given the name fault isolation. 
This general class of activity will b$ called a diagnostie 
process 01' precedure. It may deal wi th fault detection 
or fault isolation or both. In this thesis, the 
diagnostic activity is regarded as encompassing all 
aspects which pe,l?tain both to fault detection and 
isolation. The words diagnosis, check-out, testj.ng and 
faul t studte s r'ef'er' to the general problem of' malfunc ti on 
ide·ntif'ica tion. 
This investigation is confIned to the problems of' 
formulating an approach and developing procedur'es for' 
faul t detection and isolati on in hybrid electrical 
systemsG Discussion is restricted to the sub-class of 
hybrid systems that can be realized by interconnecting 
analogue, combinational digital, and sequential digital 
networks. We f'urther' restrict analogue networks to bt:: 
those whose comp'onent parameters are time invariant. 
This eliminates time varying parameter networks from thE:: 
discussion. For the analogue network procedures which 
are described in Chapter 2, stationarity over the peI'iod 
dur ing which the diagnostiC procedure is being ap'plled 
is assumed. In the first restriction, we do not 
eliminate many practical systems from the discussion; 
the latter tlssumption of statloharityis crueial to most 
procedUres J'OI' system state estima tion or p'arameter 
identification(i48). It is essential to realize that we 
J 
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are not regarding physical parameters as eternally time 
invariant: If they were, things would last forever. 
Stationarity of parameter values over the period during 
which diagnosis is performed is all that is required for 
a parameter to be classified as time invariant. The word 
constant will sometimes be used to mean time invariant. 
The need for improved system diagnostic procedures 
arises in almost every type of large system. Hybrid 
systems of the type that will be discussed here are being 
built which operate in hostile environments or under 
conditions where a continuous indication of their status 
is mandatory. Any malfunction must be located and 
repaired quickly. In these systems, tests must be made 
on-line using actual system operating signals or by 
introducing a very limited number of external stimuli. 
It is mandatory that fault detection circuitry and 
testing equipment be an integral part of the system. Most 
electronic equipment contain various indicator lamps which 
can be regarded as basic internal fault detection devices. 
It has been shown(1t;) that external test equipment tends 
to induce faults in a system and causes malfunctions which 
would not have occurred in the, untested system. 
The importance of having effective diagnostic 
procedures has been recognized by the computing system 
manufacturers from the very beginning. Even with the 
vastly improved reliability of components, diagnostic 
engineering is one of the major areas of computing system 
design(31). The design of hybrid systems is generally 
more complex than computing system design; hybrid 
systems may include computing systems as sUb-systems. 
While a good portion of the computing system design has 
been automated, hybrid system design is empirical in 
many of its facets. This study is an att~mpt to 
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f'ormalize one small ,aspect of the hybrid system design. 
The diagnostic approach (methodology, fo:emalism, 
philosophy) can be described as consisting largely of 
heuristic methods 0 These methods may be broadly described 
(14 ~ by the term chec:k~out 0 One of the first relevant 
references to appear in the literature which stresses the 
value of a more formaliz ed a]?]?roach is a paper by Brule, 
Johnson and Kletslty ( i 9) & The more recent re1'erences have 
tended to relate the f'ormalism to specific techniques for 
particular types of networ'ks, see for' example, Roth (12[0 
Chang(23 ), and Kime( 7 1.). Surprisingly, worI:;: on the 
general systems a]?pY'oach seems to have temporarily 
subsided. In Chapter 1, a formE';l;lism is develolJed whlch 
has the obje cti ve of' def'ining a struc ture wi thj_n which 
system diagnostic pY'ocedures can be developedo 
The approach we formulate is -basieall;v a mod.el~ 
variation analysIs. It is suf'ficiently f'lexibll::: to be 
applied at the system, sub~system or component level. 
MQd,el-vflriation analysis I'efer's to a philosophy that 
r'egards the faulty sul)~s~vstem or component as a 
modification of the good version. The model clccommodates 
this modification by suitable specifieation and. subsequent 
ad jus tmen t of a set of coefficients which we term 
parameters. These models are deSigned to be incoI'pol"ated 
into simulations using geIler'al pUPpose di.gi tal computeI" 
IJrograms. Using progr'am methods, procedures for faul t 
detection and isolation can be developed. 
In this thes.is 9 we imagine the total pI'oblem of' 
developing diagnostic procedures as being divlded i.nto . 
two parts. The first part will be called analytical 
procedures and the second is tel'med hardware procedures. 
In reality, no clear dichotomy exists. However 9 this 
diVision stresses a point of the philosophy developed 
herein. We regard. the pI'oblem of" 1?roceclure defini tlon 
as one o:f :first derining how to do it and then o:f 
actually doing it. The "howl! can f'or the most Ilart be 
developed Ilr10r to or dm:'ing the system design specif'i~ 
cation stage. The "doing" requires both knowledge from 
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the :fir'st part and special test equipment to measnr'e 
and inter'pret the information obtained during the second. 
parts The :first pal't which is regarded as an analytical 
and specif'ication stage'jwill be called the .§:. prior'i stago 9 
1ndicat1ng that it is done prior to the occurrence of any 
actual system f'aul t. The second stage wi 11 be called the 
a posteriori stage 0 In:for'ma tion on test sj. gnals developed 
dur1ng the a priori stage ,can be applied in conjunction 
with custom designed hardwar-e to achieve e:f:ficient and 
thorough :fault detection and isolation on the real system. 
Analytical and :procedlll'al methods which are developed 
in this thesis comrlement test equipment by sIlec1f'ying 
test types (e.g. input signal sequences), by glv1ng pre~ 
test 1nterpretation to likel:1 r'e8.ul ts o:f test measurements, 
and "by developing measures :f0l~ predicting the degree to 
wh1ch £'aul ts ean be detected and isolated. 
In the last :five to ten years~ re:ferences have 
appeared ln the literature discussing particular 
analytical techni 9cu. ,13 s 1"or- speci:fying tests on specif'ic 
\7~34:) tYIles o:f networks 4(),m.. However, thel~e are very 1'ew 
re:ferences on a rriori analytical methods applicable to 
hybrid systems. The more common aIlproach is to use 
heuristic or empirical methods. Most empirical methods 
are based on advi ce i'rom the design engineer who uses 
intui tion and eXIler'ience to predict possible failure 
modes. His assistance and ally other' relevant information 
on :fai lures largel;y' determine d.esign constra1nts on test 
equipment. For digital syc3terns, check-out eguiIlment will 
vi 
apply such actions as bit examination, comparisons of ( ) 
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registers, masking, and exhaus tive instructi on testing. 
Power supply load regulation and amplifier bandwidth are 
two important analogue network characteristics often 
moni tored by test equipment. In systems containing for 
example, servo equipment, special functions can be generated 
digi tally by the test equipment computer if the frequency 
requirements are compatible with digital function 
generators. Normally, test equipment, both automatic and 
manual, is composed of stimulus generators, response 
recorders, magnetic tape ffild disc storage units and a CPU 
of some form along wi th .the necessary control uni ts. 
Ideally, the a priori stage will: a) include the 
specification of tests to be applied by the automatic 
check-out equipment, b) state the necessary/test 
sequencing procedures, and c) give a quantitative 
estimate of how thoroughly the system can be tested by 
the particular test procedures. 
The thesis propounded herein is directed primarily 
to the a priori diagnosis problems. Four fundamental 
assertions which underlie the overall thematic develop~ 
ment of this work are the following: 
1. We postulate tha t any physical network can be 
regarded as a device which processes the inputs 
to obtain the outputs. The processing 
activity performed by the device can be 
described by a model or abstractly in terms of 
a mapping or a series of mappings provided the 
inputs and outputs are interpreted as sets or 
sequences. The mapping(s) depend on network 
structure, on physical laws relating structure 
and parameter values,on interna,l network signals, 
and on time. !';.~ 
2. Networks are classified in this thesis 
according to the type of Signal information -
continuous or discrete amplitude - they are 
designed to process. Analogue network..s process 
continuous signals and combinational and 
sequential networks proce ss di screte signals ~ 
Intermediary networks which form interface 
functi ons (e .g. comparators, ADC v sand DAC! s) 
in hybrid networks can be treated using models 
developed in Chapter 1 ¢ 
3~ Mathematical models for electrical network 
components are developed which are useful for 
simulation of variation in the physical 
component characteristics w These models will 
be termed isomorphs. Networks can be modelled 
using component models and a one~to-one 
c,orrespondence between mod,el, and physical 
parameters can be maintained~ Alternatively, 
networks and sUb-systems can be modelled and a 
set of parameters developed which mirror the 
variational characteristics of the more ' 
detailed model~ This more coarse model will 
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be termed a homomorph. In both types of models, 
parameter variations (perturbations, changes) 
are e<l.1.±ated wi th certain types of faults $ In 
Chapters 2,3 and 4 algorithms are developed 
for faul t detec ti'on and isolation based on 
input-output-parameter variation information. 
In abstract model'terminoiogy, a fault condition 
is equivalent to a mapping error. 
4. Fundamental to. this thesis is the requirement 
that any proposed diagnostic procedure possess 
a computable measure of effectiveness. In 
other words, we regard a technique as useful 
only if we can determine this useful~ess 
quanti tatively.. To say - this is -an optimum 
method- has no significance unless its figure 
, of merit has been computed and verified as 
being ,the best possible, The figure of merit 
used in this study is called testabili ty (~:t~) 
and is defined to COVer both fault detection 
and isolation~ 
Improvement in next generation checkout procedures 
can be realized.. Using the a 1,)riori techniques proposed 
in the following chapters, it should be possible to a) 
reduc e testing time by utilizing me thods which are non-
exhaustive, b) obtain a quantitative measure of the 
amount of information accumulated on the system status 
for a given test and c) provide a consistent framework 
viii 
for interpreting the a priori diagnostic information and 
for relating this information to the requirements of the 
a posteriori problem of developing hardware and software 
for automatic checkout. 
In Chapter 0, the importance of diagnosis to the 
systems engineering approach is stated. In particular 
the influence of diagnosis on system effectiveness is 
illustrated. Effectiveness can be improved through 
diagnosis. The diagnostic methods introduced here are 
based on models which are amenable to parameter 
variation studies. In this chapter, the association 
between faults or malfunctions and model parameter value 
settings are illustrated. The types of faults and how 
they manifest themselves electrically are mentioned. A 
modelling process which is a necessary prerequisite for 
all a priori diagnostic studies is discussed. 
Chapter 1 introduces some key historical 
developments in diagnosis and proceeds from this 
introduction by outlining a "diagnostic framework". 
Basic mathematical models that represent faults as, 
changes in parameter value settings are described. Models 
of this type are used for developing test data and for 
studying various testing methods. We have devoted a 
sUbstantial section of this chapter to the discussion of 
how the diagnostic models can be applied to developing 
test data and test procedures. 
In Section 1.8., an example of the application of 
model-simulation, applied to a hybrid interface network 
is presented which illustrates the type of procedure 
that can be used to detect and isolate faults in an 
interface network. 
Chapter 2 discusses the analogue network diagnosis 
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problem. Basic network models are first presented, then 
some fundamental limitations on using analytical 
techniques to compute parameter values from input output 
information are developed. The relationship between 
diagnosis, observability and identification is briefly 
mentioned. To apply the general testing concepts 
es tabl i she d in Chap tel' 1 to the time domain models, 
sampling of the network signals is required. Two methods 
for classifying sampledanalogue signals are given and 
interpretations of these signals and how they relate to . 
network parameter value changes is established. This 
leads directly to discussions on the use of sampled 
signals in fault detection and isolation techniques. 
The chapter concludes with some examples of applications 
and a comparison of several frequency domain techniques. 
Chapter 3 discusses combinational network diagnosis. 
Test efficiency measures which are very importanti'or 
combinational networks are discussed and optimum tests 
for single and multiple output combinational functional 
elements and networks are described. Methods for 
displaying test information are mentioned and· a new 
diagnostic model is introduced called the faultable gate. 
Applications of this model to test information 
development are described and example print-outs from a 
simulation program incorporating the faultable gate, are 
Shown for a multiple output network. 
Chapter 4 discusses a technique for sequential 
network diagnosis. Rela ti onships between abstract 
sequential machines and their physical counterparts, 
sequential nBtworks, are explained. The differences 
between abstract machine experiments and physical 
network diagnosis are contrasted. Several new 
definitions are given and methods for developing fault 
detection tests are presented. An empirical method 
equivalent to pseudo correlation discussed in Chapter 2 
but applied to sequential networks concludes the 
chapter. 
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o SYSTEMS, FAULTS & MODELS 
0.0 INTRODUCTION 
The major aim of this chapter is to justify the 
systems approach to diagnosis. In particular we want to 
stress the advantages of employing diagnostic ~odels for 
developing fault detection and isolation information. It 
will turn out tha t models are of two basic types. One is 
a mathematical or simulation model which is one-to-one 
with the network it represents. The other is termed a 
functional model .. It is .not necessarily one-to-one with 
the network but it must possess the potential to 
accurately represent input-ou:tput behaviour of the network 
or device both for the fault free condition and for 
specified faul ts. This model is representative of the 
class called simulation models. 
In this chapter, we introduce the relationships 
between the general sys terns E;;ngine ering problem and the 
problem of diagnosis in a class of systems. Those systems 
which are the object of this study have been loosely 
termed hybrid systems(2S,33,136j. Hybrid systems are SOlIle-
times defined as those composed of electrical analogue 
and di gi tal electrical equipment, mechanical, hydl'aulic, 
fluidic, electro-chemical and electro-mechanical equipment 
and the human being. We sh.all use the word equipment to 
descri be hardware componellts (subsystems) of the system. 
An example of the general hylJrid system would be the 
modern jet aircraft. In this investigation, discussion 
will be limited to those hybrid systems containing 
electrical analogue and digital equipment only. AlthougJ:l 
methods developed in later, chapters can certaihly be 
extended to develop fault detection and isolation methods 
for a larger class of systems, including notably those 
containing mechanical and flUidiC( 130 ) equi:pment, we 
have confined this discussion to techniques which a:p:ply 
to systems made u:p from hardware com:posed of electrical 
analogue, and electrical combinational and sequential 
digital networks. 
o 0.1 Background 
Interest in how best to design, analyse, control, and 
maintain large sy:;:\., t.ems has grown considerably wi thin the 
( 33 -$885 ) , last decade :li.7,:§5,14S,.. A direct attack on the :problem was 
not seriously attem:pted until the :period now known as the 
second world war. Peo:ple working on logistics :problems 
were the first to consider the o:peration and interactions 
of the total integrated trans:portation and su:p:ply systems (so) • 
The field of o:perations research has develo:ped from this 
early effort. Many of th'e techniques in control theory 
and reliability which are the substance of contem:porary 
research originated and grew from these early studies. 
General systems theorys:prouted from this bed of knowledge. 
Diagnosis can be identified as an area of the systems 
maintenance :problem (63,48 ). Mos t of the early work on 
system diagnosis is contained in unpublished company 
reports which a:ppeared between 1952 and 1959. A list of 
these ap:pears in the book by Goldman and Slattery on 
:page 277\ 48 ). Since 1959 the number of references in 
the general area of test :procedures, testing techniques 
and testing equipment has increased rapidly. Testing 
techniques were discussed in a special issue of the IRE 
( 147 ) Transactions on Milata'y Electronics in 1962, '.. and 
( 18 ) / 
more recently Bruer has compi:];ed a .fairly 
com:prehensive set of references on digital network 
diagnosis. Most of the diagnostic techniques are oriented 
0.3 
to solving a particular aspect of the diagnosis problem 
rather than looking at general objectives.' 
The objective of some recent systems research has 
been to develop models and analytical techniques for 
( ) predicting the performance of large "super-systems'" '~085 " 
An objection to many of the models which have been proposed 
so far is that they are too general or too specific; often 
the general models bear little re&emblance to reality, 
tending to obscure rather than clarify the physical 
relationships contained in real systems C 94 ). The specific 
models. are one-off ,relevant only to the particular system 
for which they were developed. 
This criticism should not be construed as a denial of 
the worth of the system theorists work. Rather it is 
intended to reflect the difficulty inherent in developing 
total system models which represent all facets of the 
system structure and function. 
An alternative to the total system model is a number 
of specific models, aimed at modelling one or more aspects 
of the system engineering problem. Text books have been 
written on the different possible models, methods for 
developing them, and their application to the design of. 
( 50 ) , 
a variety of different systems 6 Chestnut has 
delineated five types of models(25 ) which are useful 
in system studies. 
Model Types 
1. Overall Process: 
May include schematic diagram showing hardware 
elements. May be functional diagram showing 
operation. May'be a timing diagram showing 
sequence of operating and time of occurrence. 
0,,4 
2 .. Performance: 
Accuracy - Are specifications met? Response. 
3 .. Timel 
Scheduling of tasks, material and manpower .. 
4 .. Reliability: 
Parts.. Subsystems. Total system. 
5. Cost: 
Parts. Development costs o 
Detailed discussion of these various models may be 
obtained from the reference. We. are more concerned here 
with appending one additional model to the list. It is 
a composite of the performance and reliability models. 
This model will be called a diagnostic model. It is 
essentially a performance model which possesses the 
capability of simulating a wide range of variations in 
the performance of the system" It includes the specified 
(good) (nominal) system as a special case.. Information 
on failure characteristics in~ the parts, subsystems or 
the overall sys~em can be incorporated into a diagnostic 
model whi ch can be solved to predict the performance at. 
any of these levels using a model appropriate to that 
particular level. 
Successful overall system design depends on achieving 
a specified performance standard coupled together with a 
required reliability and. maintainability ~iguree These 
. must be achieved for a budgeted cost •. A model which is 
useful for evaluating the system overall in relation to 
these factors is termed an effeicti veness model. We will 
now discuss this model and show in particular how it 
relates to the various diagnostic models. 
0 .. 5 
0~2 SYSTEM EFFECTIVENESS 
The quantitative measure of overall system performance 
is termed effectiveness ( 4 ~ ) ..This measure has been 
applied to assessing the performance of computing, 
navigation, flight control, and other hybrid* systems" 
Effectiveness can be quantitatively defined as the 
probability of the system achieving a desired objective. 
The objective is usually multifaceted. A greater 
appreCiation of the role of diagnosis and its influence 
on the total system design problem may be acquired from 
observing its relationship to system effectiveness. The 
importan~ constituents of effectiveness are shown in Figure 
080. The cost of obtaining each function or attribute is 
illustrated in this figure by showing an arrow with notation 
C(e) to emphasize that a cost is associated with each of 
tp.e system constituents., A subjective measu,re of each 
cost can be stated in terms of dollars. Clearly, for most 
of the boxes in Figure 0 .. 0, accurate estimates of these 
cost figures are often difficult to make, or for that 
matter, obtain, once the system has been built and is 
ope ra ti ng. Nevertheless, systems analysts attempt to 
assign reasonable figures to each function. 
Total system cost is shown in Figure 0.0 as CT. Often 
a quantity termed cost-of-effectiveness (C/E) is used as 
a measure for evaluating competing systems" For example, 
if two systems are to be evaluated, the ratio 
COST (TOTAL) I 
EFFECTIVENESS = CT E 
is computed for each. If cost is given in dollars and 
* Hybrid is used in this instance to mean man-machine 
systems or system~ which process both discrete and 
continuous information to achieve some desired function. 
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The components of system effectiveness and 
their associated costs. 
Figure 0.0 
If the capital for a given project is fixed, the amount 
apportioned to,each of the four costs shown in the above 
equation can be varied@ The objective is to obtain the 
maximum availability by al~ocating expenditure on the four 
areas in some optimum fashion. Because the cost of 
achieving a higher reliability goes up as some high order 
exponential, trade~off studies can be used to develop 
compelling arguments for fixing the reliability and 
seeking improvement in the maintainability fUnction. This 
in turn implies a need for improved diagnostic techniQues 
and repair methods. 
Implicit in the repair function shown at the bottom 
left in Figure 0,,0 is location of the faulty- component" 
This reQuirement impli~s that methods for fault diagnosis 
must besophisticatede They must both detect and isolate 
system faults and they must accomplish this with minimum 
human intervention and in the shortest possible time" In 
computing systems,\this means that' either hardware or 
software techniQues or some combination of these may be 
used to achieve these ends. In analogue systems, both 
techniQue and specialised hardware must be developed. 
Finally, a cost for obtaining' each of these functions 
must be assigned. 
An idea of the saving possible from incorpor~ting 
integrated diagnostics into a system can be got by 
considering that some of the large computing systems cost 
$1000 per hour" Routine maintenance takes about three 
hours a week and faults in the hardware can cause up to 
one hour per week outage" Over the period of a year, this 
costs roughly $200,000 and 200 hours of lost operating time. 
It is apparent from this example that improved 
diagnostic capability in large computing systems is 
desirable $ In systems where human life is involved, rapid 
diagnosis and repair is mandatorYe Depending on the 
function of the system - for instance, whether it is going 
to be used to compute aircraft landing trajectories or 
process airline reservations - emphasis can be placed on 
reliability or on mai~tainability. 
0 9 3 GENERAL OBJECTIVES OF SYSTEM DIAGNOSIS 
The underlying motivation for performing system 
diagnosis lies in the desire to increase the effectiveness 
of maintenance procedures and decrease maintenance time B 
The methods described in this thesis aim to accomplish 
this by providing models for developing fault information 
, 
data and by evolving efficient procedures for performing 
fault detection and fault isolation studies. 
A requirement of the methods is that they be suitable 
for incorporation into a computer controlled (automatic) 
testing scheme. 
Two basic restrictions result from this requiremente 
One is that only a limited number of output terminals be 
interrogated for test purposes. The second is that tests 
be applied while the system is intact and that tests be 
interpreted electronicallY0 This prohibits unsoldering 
components in the system and taking them to a bench for 
manual test9 Electronically refers both to measurement 
methods and to test data processing. We are thinking 
here in terms of comparing the measured data with a list 
of pre-computed results obtained from a model. This 
comparison will result in a decision about the status of 
the system. 
, '" 
0.31*0 Statement of' Objectives and Points of' Philosoph;V 
An aim of' this thesis is to demonstrate the advantage 
of' using analytical and digital computer simulation 
techniques f'or perf'orming diagnostic studies. In 
particular, we develop models and methods in Chapters 1, 2, 
3, and 4 which can be used to specif'y procedures f'or 
testing a system. The purpose of' the tests will be to 
detect and isolate f'aults .. A common theme in all chapters 
is the requirement f'or a quantitative assessment of' a 
technique's ef'f'ectiveness in detecting and/or isolating all 
of' the system f'aults. The measure of' ef'f'ectiveness is 
termed testability .. 
An ef'f'ective test should obtain the maximum amount of' 
inf'ormation about the ability of' the system to perf'orm as 
designed using the smallest amount of' inf'ormation and with 
minimum interf'erence in the system operation. This latter 
requirement is important f'or a system whose continuous 
operation (without interruption) is essential to its 
ef'f'ectiveness. It is generally desirable because it will 
eliminate or reduce testing induced f'aults. The require-
ment of' minimal interf'erence can be met in computing 
systems by sharing the test routines with ordinary 
"processing if' desired.. In analogue systems, most test 
Signals introduced externally will degrade perf'ormance 
when the system is operating.. This Will usually dictate 
that the sya tern be shut-down during the test period. In 
Chapter 2 we introduce methods which permit the system to 
remain operational during the test application. Using 
the known system operating input signals aY,Ld quantized-
sampled output signal measurements, techniques are 
developed Which are usef'ul f'or perf'ortni'ng f'aul t detection 
and isolation studies. These techniques have not been 
reported previously. 
A~plication of external input signals will not be 
permitted in analogue system tests$ Certain portions 
of the internal input signal record may be selected 9 
However, inputs may be selected for developing test 
information and in testing for faults in combinational 
and digital networkse This freedom is justified by the 
fact that one of the required (test) inputs will appear 
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as one of the inputs at some time during normal operation. 
By observing the occurrence of the required input and the 
corresponding output, the desired test information can be 
obtained without interrupting the system. In many digital 
networks, and particularly in computing systems, the serial 
nature of the processing permits testing of circuitry whic4 
is temporarily inoperative because it is not required in 
the set of operations or instructions being performed by 
the system at tbat particular time" 
A diagnostic model must yield accurate solutions for 
the physical process it is intended to modele Here, the 
"physical'processes" will be electrical networks primarily 
of the analogue, combinational or seq~ential type. To 
obtain a useful system approach, we show in Chapter 1 that 
interface networks can be treated using d,iagnostic models 8 
Actually, a hJierarc4y of models is developed in Ch,apter 1 
ranging from the simplest single branch network (L.e. 
a single resistor, capacitor or inductor) through to a 
total network model which may be quite complex" In each 
model, the input-output behaviour must be one-to-one with 
its physical counterpart. This means that physical 
changes in components in the physical network must be 
mirrored by changes in the model/> Thus the model 
accommodates to give outputs identical to the real network. 
We use the w~d network to describe a feature of the 
systems being considered~ ,This feature is the existenc,e 
of defl inal)le components. Aninterconne ction of the 
corrprments forms a network. We will affix a parameter 
or parameters whose value(s) can be selected to each 
of the network components. The physical network terminals 
and conductors may be considered as components. Howeven, 
to simplify presentation, we usually assume ideal cond~ctors 
and terminal pointse The key advantage in using models to 
develop diagnostic information is the ability to vary 
parameter values to simulate corresponding fault conditions 
in the physical network. Furthermore, the general 
philosophy permits the level of model to be selected" ]lor 
example, in some studies, a very fine model may be desired 
whi ch has parame ters corresponding to resis tance, 
capacitance, inductance etc@ valuese In other applications, 
the level may be at the functional level. In this case, 
parameters corresponding to amplifier gains, summing 
network coefficients, logic level values etc. are required. 
0.4 SYSTEM FAULTS AND THEIR REPRESENTATION IN DIAGNOSTIC 
M0rlELS 
Using mathematical and simulation models, information 
on both fault free and faulty behaviour of a system can 
be developed. In applications requiring precision 
estimates of expected overall system behaviour, all 
networks within the system may be initially modelled at 
the finest level. Using detailed information on faults 
in the basic electrical network eleme~ts, a mathematical 
model can be ~formulated which simulates the precision 
behaviour. This information can then be used to developcoarse 
functional models whose parameter values can be selected 
to simulate the behaviour computed from the more refined 
model. (Skill and engineering judgment is required in 
developing this model.) Finally, the functional models 
can be used to simulate the overall behaviour of the 
system for fault free and faulty conditions. 
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A model will be useful for diagnostic studies only 
if it can predict system performance both in the fault 
free and faulty conditions. It is, therefore, necessary 
to determine sources of faul ts ,identify their 
characteristics, and postulate a policy for modelling or 
s.imulating their occurrence e In this section, we 
delinea toe the causes of network faults, state condi tions 
for their electrical manifestation, and classify the 
faults according to their time dependencee We then proceed 
to formulate models which can be used to represent systems 
containing faultse 
0.4.0 Faults 
A raul t is defined as the undesirable change in one or 
more system component p,lectrical characteristic(s) which 
results in an undesirab1e electrical change in the system 
performance. 
0.4.0.0 Environmental Conditions Which Cause Faults 
Faults·in electrical network components* are caused 
by inherent manufacturing flaws or by environmental 
conditions. We will not differentiate between causes 
here. It is the observable manifestation of a fault 
that will be of concern® Manufactur.ing flaws generally 
lead to faul ts which appear early in thEj life of a 
component while environmental conditions lead to faults 
at a later stage. 
Important environmental causes of component failures 
are: aging, temperature, humidity, vibration and shock. 
*Any definable electrical part or element. e.g. resistor, 
transistor, or diode. 
High electric, magnetic and radiation fields can also 
induce faults .. 
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Aging faults are due to changes in component :rna terial 
structure G Flaws introduced during the manufacturing 
stage may trigger gradual changes in the structure of the 
material.. Gradual transformation in the crystal structure 
or variation in the chemical phase of the compone~t material 
wi 11 cause the gross electrical propertie s of tl;le component 
to change .. 
Temperature induced faults are the result of 
accelerated cl;langes in the crystal structure or chemical 
phase of a section of the component material due to 
excessive heat. Heat may corne from external sources or 
be generated internally due to r2R heating within the 
component. Exceeding a component's power dissipation 
rating will lead to temperature induced faults. 
Components subjected to humid or corrosive conditions 
will deteriorate more rapidly than under low humidity, 
non-corrosive conditions. Many transistor faults have 
been traced to moisture trapped inside the transistor 
(:1.:1.6 } 
can 
Shock and vibration cause mechanical stresses that 
weaken bonds on transistors and integrated circuit 
terminals or interconnecting conductors e Shock also 
affects magnetic properties of a material and will cause 
fracturing if the acceleration level is high enough. 
Electric, magnetic and radiation fields will cause 
temporary impairment in component operation which may 
become permanent if the level of the field is great 
enough. Semi-conductor components are particularly 
vulnerable to nuclear radiation e 
0~4.o~t Microscopic Manifestation 
Permanent faults and some temporary faults can be 
traced to a chemical, atomic or structural change in a 
component~ We have hoted earlier that faults in 
terminals, interconnecting conductors or in substrate 
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or component mounting structures will not be specifically 
treatede The component mounting structures which may be 
multilayer circuit board or "cord wood" assemblies or 
some other packaging configuration would require analysis 
in detailed fault detection and isolation studies. Because 
they represent a particular application of techniques which 
will be presented, they will receive only token attention. 
Microprobe analysis of failed semi-conductor structures 
( 116 ) 
. .. shows that flaws in crystal structure, fractures 
and imperfect bonding of conductors to semi-conductors 
cause many faults. One is tempted, in thE) last case, to 
draw the analogy between incompatible bonding problems 
in organic materials and organ rejection in the human 
body~ Whether it sticks is a matter of art and to some 
degree, luck$ 
, 
Oe4~O~2 Macroscopic Manifestation 
The exact manifestation of a fault at the macroscopic 
level will depend on the microscopic factor, on the type 
of component and the component signals~ We define the 
basic lumped electrical components (resistors, capacitors, 
inductors and batteries) as ~i~ive electric1;l.l network 
elements or primitive elementsG Any components or 
organization of components modelled from these elem~nts 
and controlled and uncontrolled ideal sources will 
* ·be termed functional elementse 
* A more complete definition will be given ih Ohapter 19 
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The existence of a fault in a prim~tive element or 
functional element can be observed as a deviation in the 
dependent or output signal values. This deviation is 
interpreted as an undesirable deviation from the normal 
value. 
O&4.o~3~Fault Classification 
Faults which exist Doth in the functional element and 
in the components within the functional elements and which 
are simulated oy parameter settings in the model are 
assumed to De one of three types: 
1;) De grada ti on 
2) Catastrophic 
3) Intermittent. 
A fault condition is very likely to lead to a second 
fault condition which in turn is likely to lead to a 
third and so on. The first fault is termed a primary 
fault. The faults caused oy the first fault are called 
induced or secondary faultse This investigation will De 
concerned with methods for detecting and isolating primary 
faults. 
Degradation failures - sometimes called "drift" 
failures - cause the input-output function of the component 
or functional element to deviate from specification. The 
component continues to function out its performance is 
degraded in some sense. An example of this type of 
fault is when a resistor drifts to a value outside its 
specified value (plus or minus its allowaole tolerance). 
In all cases of this type, the component will have exceeded 
its specified ~ermissiole value in one direction. 
Catastrophic failures result in the component or 
0 .. 16 
functional element ceasing to perform in any meaningful 
fashione A functional element containing a catastrophically 
failed part will cease to operate as intended. A 
catastrophic failure can manifest itself in different 
forms. An open circuit or short circuit condition is 
common in resistors and semi-conductor components. 
Intermittent failures have an unpredictable effect on 
the functional element in which they occur. They are often 
dllL' to dirty contacts, loose connections, or fractures in 
component material and tend to be temperature and vibration 
sensitive. An intermittent fault may cause operation to 
cease for a period of time or it may cause the functional 
element performance to deviate for a short time interval. 
Intermittent faults are usually the most difficult to 
handle because, although they can be detected, they are 
extremely difficult to isolate. They often turn into a 
solid catastrophic fault$ Some digital computing systems 
are designed to tolerate certain types of intermittent 
faul ts (1,2{3 ~3,:t) .. 
0 .. 4 .. 1 Diagnostic Models 
Having determined the types of faults which will occur 
in priII\iti ve elements, how they manifest themselves 
electrically and their frequency of oc1;currence, diagnostic 
models of these elements can pe developed to analyse the 
I 
electrical behaviour of func tional. el'emen ts, networks and 
systems composed of the particular components. Faults 
may be regarded as changing the good element or network 
into a different element or netwDrk having the same 
structure but different component parameter values. 
Often, the fault behaviour of the functional element 
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as a unit is of more interest than the behaviour of 
individual prim Ltive elements or smaller functional 
elements within the particular unit. In this case, a 
model may be developed which does not retain a direct 
correspondence with the individual elements within the 
functional element. It may be possible to reduce the 
number of parameters required to simulate the fault 
characteristics of the physical unit. Settings of these 
parameters are made which correspond to changes in all or 
perhaps only one of the functional element components. 
Hence, a rather trivial but important point emerges: a 
particular fault in the physical network can always be 
represented with a setting of the model parameters but it 
is not always possible to uniquely define the functional 
element component responsible for the fault from input-
output measurements made on the fUnctional element or 
computations performed using the model. 
To develop a,useful diagnostic model, data on 
component reliability, operating environment and performance 
characteristics must be obtained. The likely classes of 
faults and their physical manifestation - whether they 
will be catastrophic, degradation or a combination -
must be ascertained. Once these data have been obtained, 
the models for each of the subsystems can be developed. 
Modelling is not totally scientific; it is largely a 
matter of judgment and appraisal. The final model will 
depend on 1) the ultimate application(s); there may be 
several, and on 2) time and cost constraints. 
O.4.~.O Applications of Diagnostic Models 
Diagnostic models that we will be discussing have two 
applications. One is to develop information for devising 
,a second model whose input-output behaviour is essentially 
identical with the first but which does not retain the 
identity between output changes and component parameter 
changes~ The second model may subsequently be used to 
develop a third model which will be more coarse in its 
input~ouput-parameter value relationship. This model 
synthesis process may be continued until the detail of 
the model is compatible with the required application. 
The second and main application is to generate test 
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result and test procedure information using digital computer 
programs. This step is subsequent to the first step and 
depends on the models developed in the first step. 
0 0 4.1 01 Model Synthesis 
The diagnostic model formulation and development is 
introduced in this chapter and expanded in detail in 
Chapter 1 @ Figure 0.1 shows the basic formulation-
development procedure. A model configuration is specified 
APPLY 
1- - - - - - - -, 
I MODEL I 
I:-----'--i~ 
C@J~ r ,Q;\j f!I!1lY~ 
1 I' I I 
" 
:, c =Al'~LcY, = ~ ET~RS) : 
MODEL FORMULATION 
Figure 0.1 
OUTPUTS 
ADJUST 
and parameters are assigned. An input is applied and 
the output is obtained. A next input may be applied 
(top loop) or a parameter m.a~ -be adjusted (bottom lOop). 
Eventually, by making model parameter adjustments, a 
diagnostic model results which gives the desired result. 
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The set o~ diagnostic models which can be develo~ed 
~orms a s~ectrurn which ranges ~rom the det~iled analytical 
model which is one-to-one with the actual system to the 
coarse ~unctional model, o~ten called a "black-box" model .. 
The ~ormer will be re~erred to as an jsomor~h and the 
latter as an homomor~h~ Simulation mqdels may be o~ 
either ty~e .. 
004.1.2 Fault Simulation Policy 
A diagnostic model is use~ul ~or ~redicting 
~er~ormance characteristic o~ a ~unctional element or 
network ~or a limited class o~ ~aults. The model is 
limited in both the number and t~e o~ ~aults it will 
re~resent.. This limitation will be termed the model ~ault 
policy.. The ~ault ~olicy selected depends on the actual 
com~onent characteristics, including'the likely occurrence 
and physical mani~estation o~ a fault, and on limitations 
imposed by time, ingenuity and budgeted cost ~or the 
system diagnosis studies~ 
The ~ault policy assumed in this study can be 
surnrnarizedas ~ollows: 
1) Faults are assumed to occur one-at-a-time. 
2) Faults may be o~ the catastrophic or degradation 
types. In some cases, the distinction between a 
degradation /3,ndl cbatas.trophtc;)taul1t:" is not , 
necessary, catastrophic ~aults being a particular 
case o~ degradation ~aults. 
3) Faults will occur with greater likelihood in some 
components than in others. Faults which result in 
structural changes in the network or in terminals 
or interconnecting wires are assumed to be less 
likely than internal component faults. ConseQuently, 
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even though there is no inherent limitation in 
modelling these ~aults, they will not be treated 
explicitly. 
We now consider the general model ~ormulation and 
evaluation process. 
0 .. 4 .. ~ .0, Model Formulation and Evaluation 
Figure 0 .. 2 shows a diagram o~ the model building and 
evaluation process used ~or diagnostic modelling.. The 
~irst step is to deyise a parameter dependent model.. This 
model must mimic the physical component or network in terms 
o~ input-output per~ormance.. Characteristics are veri~ied 
in the second step_ I~ the characteristics are not 
identical, the model must be revised. At this point, a 
problem is encountered: One must decide either to adjust 
parameter values or to change the ~orm o~ the model. This 
change is largely a matter o~ judgmente In most cases, 
ana in particular ~orstandard electrical Circuits, the 
correct model ~orm can be obtained ~rom physical o.r 
functional knowledge o~ the component or networkG In 
large networks this may not be so easYe 
The model is revised either in ~orm or by altering 
parameter values until a solution is ~ound which matches 
that o~ the physical network. The third step involves 'a 
per~ormance comparison between the network and its model .. 
We digress momentarily to reiterate a previous point. 
It was stated ~hat the model must be one-t?-one with the 
network in terms o~ its input-output behaviour. It is 
al$o desirable that the model parameter values be one-to-
one with the com]2.tment parameter values in the network. 
I~ this condition is satis~ied then a change in the 
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Diagram showing the diagnostic formulation and evaluation 
process. The final diagnostic model should be accurate in 
all detail. The comparison with the physical simulation 
is not always possible. 
Figure 0.2 
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parameter value in both the network and model will result 
in identical input-output behaviour for both the network 
and its model. What we are saying is that if possible, 
an analytical model of the network should be developed 
whi ch represents all solutions to the ne twork.·Solutions 
obtained from the model will be identical to solutions 
obtained from the actual network. However, in a 
functional model, detail of the effect of individual 
components is disregarded. A "black~box" parameter 
(e .. g" gain, impedance etc .. ) may be specified to describe 
the input-output operations Certainly each internal 
component will influence the "black~box" parameter. But 
the difficult question to answer always is; which, how 
and how much? 
Continuing with the third step, we note in Figure 0.2 
that the one-to-one model will usually give a match and 
result in a useful diagnostic model" We will want to use 
models which, for reasons of economy, do not contain the 
fine detail of the one-to-one model e In thi s case, we 
will postulate a subset of physical network failures 
which the model must simul3.te. It is generally easier 
to devise models which simul!3-te a small number of failures 
rather than the entire spectrum. However, as we shall 
see in Chapters 3 and 4, in digital networks, a limited 
number of failure modes in the model can be used to 
simulate a wide variety of errors in the network. In 
this case, a correspondence between physical and model 
parameters does not exist. 
0 .. 5 ANALYTICAL DIAGNOSIS: TEST INFORMATION AND PROCEDURE 
DEvE~OPMENT 
Analytical diagnosis is essentially the development 
of system diagnostic models and their application to 
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test in~ormation development and testing procedure 
speci~icatione Models are developed to simulate a class 
o~ ~aults dictated by the ~ault policy and solutions ~or 
particular inputs and particular ~ault conditions are 
obtained. These solutions are used to develop testing 
procedures ~or the system. Input-~ault-output in~ormqtion 
obtained ~rom the analytical model can also be used to 
compile maintenance aids such as ~ault dictionaries, 
troubleshooting manuals and to provide ~ault data ~or 
computer controlled ~ault detection and isolation 
equipmente 
In this thesis, data generation and procedure 
development are oriented to digital computing techniques. 
That is, the model solutions will be obtained using-
programmed algorithms@ A distinguishing ~eature o~ 
methods ~or analytical diagnosis developed in this 
investigation is the use o~ discrete samples o~ the model 
output signals. This is expected ~or digital systems. 
Because most testing methods ~or analogue equipment and 
in particular, linear analogue equipment are based on 
trans~er function or correlation( 13.0 ), they usually 
use continuous signal in ~ormatione These methods are 
e~~ective but have the objectionable requirement that 
input signals be applied. 
In Chapter 2, methods based on continuous input, 
sampled-quantized output in~ormation are developed ~or 
analogue networks. The advantage o~ this approach· over 
the conventional approach is that all digital measurement 
and evaluation techniques can be used in the system and 
no external signals need be applied. This reduces the 
test data storage requirements and simpli~ies the test 
execution and result evaluation problem. Chapters 3 and 4 
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discuss corresponding model applications to combinatiGnal 
and sequential networks respectively~ 
Analytical diagnostic studies can be justi~ied only 
if' they improve the e~~iciency and e~~ectiveness o~ ~aul t 
detection and isolation in the system over that o~ the 
emp~ricalmethods. Empirical methods cannot, in general, 
be uuantitativelyevaluated ~or e~~iciency and e~~ective­
ness& A major advantage o~ employing analytical studies 
is that. they do give quantitative a priori estimates o~ 
the ef'~iciencyand e~~ectiveness expected ~rom a particular 
method when applied to a particular hybrid system. 
Oa6 APPLIED DIAGNOSIS: SYSTEM CHECKOUT EQUIPMENT AND 
PROCEDURES '. 
System checkout, which will sometimes be re~erredto 
here as system testing, hardware testing or some equivalent 
term, is an activity which is directly concerned with 
applying signals and making measurements to answer one or 
all o~ the ~ollowing questions: 
a) Is the system operating as designed? 
b) Is there a ~ault in the system? 
c) I~ there is a f'ault, where is it located? 
System checkout is per~ormed during the time when the 
. By~tem is being prepared ~or delivery, during the period 
while it is being installed, and during its operating 
li~e .. 
System diagnosis, which includes the system checkout 
activity, will be tentatively de~ined here as that part 
o~ the Elwstems discipline concerned with developing 
models,prescribing algoritJ;lms and perf'orming computations 
which are useful for 
(a) Defining tests 
(b) Developing test procedures 
(c) Developing test data 
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The acti vi ty of performing a sy'stem test is guided by (b) 
and the analysis of test data is closely tied to (c). The 
overlap between the theoretical and applied sides of this 
area of the systems problem is necessary and desirable. 
The interdependence Is typical of engineering analysis 
and design. In this case, the overlap ensures the maximum 
interaction between the system performance design and the 
system test design personnel. This interaction is 
important for high system effectiveness. 
0.6GO A Friori and A Posteriori Diagnosis 
The developmen t-application cclcgr.fC&1ttl of diagnosis 
consists of two stages. The first stage is basically 
what we have defined as system faUj.t analysis0 The second 
stage is essentially system checkout. But because check-
out includes equipment, measurement devices and personnel, 
we have selected the term a priori to denote those 
diagnostic activities that can be performed analytically, 
computationally, or algorithmically before any of the 
system hardware takes shape. Those activities which apply 
this "pre-hardware" derived information are termed 
a posteriori diagnosis. Using these terms, we separate 
and i~entify those aspects of the system checkout problem 
which are more related to the analytical side than they 
are to the hardware development side. 
Figure 0.3 shows a simplified breakdown of the system 
design stages and the diagnostic information development 
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stages. The a priori diagnostic stages are divided into 
two areas. One is the Mode.l Development area and the 
other is the Fault Data Development and Test Specification 
area. These activities have corresponding functions in 
the system design areas. This correspondence is indicated 
on the diagram by grouping corresponding functions in both 
the system deSign and diagnostic information at roughly 
the same level in the diagram. The diagram indicates 
"sphere of influence" relationship that exists between the 
two activities moving vertically. The a posteriori -
a priori relationship between the system and dia~nostic 
information development phases can be imagined by moving 
horizontally at the Fault Data Development and Test 
Specification Levels. 
The a posteriori side of the problem of system 
diagnosis can be guided by results from the a priori side. 
However, verification that the software generated data and 
procedural techniques give reliable and useful results can 
be obtained only after the system is designed and 
ope ra ti ng • 
During the system design stage, the diagnostic model 
developffiEmt stage must be carefully evaluated for 
accuracy and authenticity. If, for example, the set of 
faults postulated in the fault policy is not represent-
ative of the type that will occur in the actual system, 
then no matter how good ~he model and its ability to 
simulate the selected fault conditions, unless they 
correspond to what may happen in the actual system, the 
method developed and data obtained will be next to 
useless. An updating and revision procedure in Figure 
0.3 is in~icated by a loop in the diagram to emphasize 
I 
that this stage may require revision as data on likely 
faults and their manifestation in the actual system 
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becomes available. In a sense, the fault list may grow 
with the development of the system. This in turn 
requires an updating of the test specification routine 
if the particular fault has not been previously 
postulated in the model. This activity is shown on the 
diagram in Figure 0 0 3 as Model Development. 
The second major area of activity in the a priori 
diagnostic problem is that of Fault Data Development and 
Test Specification as shown in Figure 003.. It involves 
a suitable model, the specification of a set of input 
signals, a policy fbr simulating the faults, the computed 
outputs and a decision on the pertinence of the output 
with respect to its ability to (a) indicate the presence 
of the' particular fault and (b) give a unique indication 
for the particular faulto Both of these indications will 
depend on the input applied and the output terminals and 
the length of the output record.'1\ For time independent 
networks sU\!2h as DiOC cl networks and combinational digital 
networks, the record length will have little bearing on 
the test specification. In networks containing memory, 
the record length is very important" These points will 
be clarified in later Chapters 8. (For example, see Chap ter 
2~ Section 2.9,,) The requirements of the test specification 
stage are complex. In Figure 0.3, a loop is shown as 
linking the decision block which is the step of the 
process during whieh the test is evaluated back to the 
test type postulation stage. In peality, the activity 
will be much more complex than indicated on this diagram o 
There are in fact, multiple loops that correspond to 
evaluating different outputs and inputs for each type 
of fault simulated and then the selection of a set which 
is in some way optimal. Measures will be described in 
Chapter 1 which permit quantitative estimates to be made 
of the effectiveness of a particular test procedure or 
0.27 
even of a single input-ouput pair to detect and/or isolate 
a class of faults. 
0.7 SUMMARY AND CONCLUSIONS 
In this chapter, diagnosis has been related to the 
general systems engineering design problem. The 
relationship is established by developing system diagnostic 
models and outlining the application of these models to 
obtaining information which is useful for performing system 
checkout at various levels. We have emphasized checkout 
at the operational level. 
It has been stated that the types of system components 
(sub-systems) which will be treated are: analogue, 
combinational, sequential and interfacing networks such 
as comparators or ADC's etc. In using the word network 
rather than retaining the word system, we are tacitly 
assuming certain functional and structural properties. 
Important among these are that the system can be sub-
divided into definable units, that these units. can pe 
modelled, and that the models are network models. A 
network model does not admit distributed parameter systems. 
Consequently, transistors must be modelled by lumped 
equivalent functional models. Components within sub-
systems must be lumped and uniquely defined. 
The mo~elling procedure outlined illustrates the basic 
diagnostic model development scheme. It is essential for 
diag\nosis~ to develop models which accurately simuJ,ate 
faul ts. The causes of faul ts and their manifestation~,";~f:lre 
discussed briefly. The interpretation ofa:Fa.ult int terms " 
of a model parameter variation establishB,S the final link 
between the physical world and its model counterpart. 
0.28 
AlthDugh a one~at-a-time ~ault policy will be imposed 
in the remainder o~ this thesis, it should be emphasized 
that it is n0t an inherent limitation o~ the models. They 
can be used ~or multiple ~ault simulations. The limitation 
is rather one o~ expediency and eeonomy. Take ~or example 
a ~uncti0nal model having 10 parameters whose values come 
~rom the set o~ integers te 1000. I~ ~aults correspond 
to one hal~ @~ the possible combinations and output 
solutions are required to obtain isolation data ~or these 
cases, about 290 solutiGns will be required. This ~igure 
is truly astronomical. A reasonabl® compromise would be 
to assume tW0~at-a-time ~aults. However, the advantage 
G~ this aver 0ne-at~a~me seems marginal but may be 
justi~ied in certain conditions. 
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1 DIAGNOSIS 
Discovery consists or seeing 
What everybody has seen 
And thinking what nobody has thought 
THE LlBRAf'.Y 
UNIVERSITY 01' CANTERBU!'\Y 
1:1 L N,Z;, 
Albert Szent-Gy8rgys 
1.0 INTRODUCTION 
The word diagnosis varies in its meaning, de~ending 
on the disci~line within which it is a~~lied. In general, 
diagnosis is an activity directed toward answering such 
questions as: "What is wrong?", "What is the ailment?", 
or "Does this sym~tom indicate that cause?". 
To ~errorm diagnosis, iDrormation ~ertinent to the 
runctioning or the object being diagnosed must be collected. 
Data, once gathered must then be ~rocess~d and inter~reted. 
Finally a diagnostic decision must be given. The 
conridence in a diagnostic decision de~ends on such ractors 
as total iDrormation gathered, reliability or the inror-
mati on, knowledge or the object being diagnosed, and the 
diagnostician I s ex~eri ence and training and general abili ty 
to select reI evan t iDr ormati on rrom the irrelevant 
irirormation. 
It is sometimes argued that the system diagnosis 
~roblem is analogous to the medical diagnosis ~roblem. 
Forexam~le, a system rault or rrialrunction corres~onds to 
a disease state in a human being. Similarly, gathering 
inrormation on the system runctioning corres~onds to 
developing and applying medical tests. Even the word 
symptom carries simil'ar connotation in both cases. 
However, the analogy should not be extended much further 
than this; the main reason being that medical diagnosis at 
its present stage of development is less analytical than 
system diagnosis can be. 
There are several factors which make the problem of 
system diagnosis more tractable than the corresponding 
medical problem. We will mention two. First, system 
models can be cons tructed into which states of disrepair 
can be introduc ed. This is not generally done on human 
subjects. Second it is possible to access almost any 
point within a system for measurement purposes. The 
medical diagnostician is usually more limited in this 
respect than the electrical hardware system designer. 
Considering these two factors and others mentioned in 
Ohapter 0, we can state some additional points of 
philosophy behind this investigation and the fac.tors 
motivating it. 
It is possible to diagnose system equipment which has 
been designed by applying si gnals to it, measuring its 
output signal response, and by subsequently computing 
various characteristics from these data. Possibly, the 
measurements and data will be sufficient to indicate the 
pre$ence of a fault. Again, having observed a malfunc:tion 
symptom, perhaps as a deviation in some output signal 
from its design value, another series of measurements can , 
be used which will hopefully obtain data sufficient for 
isolating the malfunctioning component. 
The wor ds "possibly", "perhaps" and "hopefully" are 
used in the previous paragraph to emphasize a point; 
without a thorough and detailed analysis of the system 
being diagnosed, one can never be certain that test 
information obtained from the system will be relevant. 
Even with a careful and detailed a priori fault analysis, 
there will be some doubt or lack of confidence in the 
interpretation of the test information. But, there is 
good reason to believe that carefully conceived methods 
and thoroughly analysed test data will permit rapid and 
reliable testing procedures to be developed which give 
high conf'idence results. 
Two points are worth emphasis. First, for large 
systems in which comp~ter controlled testing is applied, 
it is necessary to have a priori information on signals 
both for the fault free and faulty system. Second, in all 
tests using computer controlled checkout equipment only 
a limited number of signal terminals is available for 
measurement. Consequently, malfunction isolation must be 
accomplished indirectly using "black box" measurement 
information. This is the antithesis of the repairman or 
trouble shooting philosophy which permits access to 
almost any of the terminals for measurement purposes and 
which allows unsoldering and replacement of components 
for test purposes. 
Figure 1 GO shows an organisation chart of the 
diagnostic studies carried out in this investigation and 
described in this Chapter. In Chapter 0, it was shown 
that diagnosis is a part of the maintainability area. In 
practice and as we have illustrated in Figure 1 .0, 
diagnosis can depend on equipment main tenance*, (E M) 
constraints. Although not specifically detailed on the 
* From here on e.9,uipmen t wi II be u,sed t,o, refer _to tJ)e. , '. := I I: - .. 
physic al ele ctrical system. The word system will be 
uSyd to mean theequillmen t, model or the Cl,ct:u,al equipmehJt 
, ,,' I . l), . j" 
when no ambiguity exists. 
I" 
" 
System 
Con:figurat1.on 
.Application 
Equipment ~er:formance erf;lonnel Maintainability Design 
+ 
W 
. 
" Test TypE 
t;3peci:fica 
tion 
" t 
1'\ 
" 1'\ 
" 
Env 1. ronmen t Re-iiabili tv 
+ 
.. 
I" w ~ 
Diagnosis 
" 
'\ 
..I.. 
I" 
" Dia~ f:o 
Modellir g 
, 
'-
... 
---
• 
'" 
~ 1'\ I\.. 
Test Data 'lest Object· ~ 
Developme tl1 De:fini tior 
" 
"-
'" " t 
t'\ .. • 
Test. Me tho( Checkout 
. Studies Hardware 
" 
Design 
I'\. + Optimal I ~~~~j~~Y1A' .-------- - -- --_ .... 
',,-
ORGANIZATION OF DIAGNOSIS 
Figure 1.0 
" 
-~ 
.. -
System 
Equipment 
Maintenance 
I 
I 
1 .4 
chart, the dependence is bilateral e There are a large 
number of factors that have been grouped together in the 
block in Figure 1 &0 labelled configuration, application, 
performance, personnel, environment, reliability (CAPPER). 
These are some of the important factors - both human and 
technical - influencing diagnosise The scope of system 
diagnosis can be observed by noting the number of functions 
for which diagnosis is responsible. Diagnostic modelling 
(DM) is shown as having an effect on the system equipment 
maintenance (SEM) function and the checkout hardware 
design (CHD) function. Various test development functions 
specified in Figure 1 eO are: test type specification (TTS), 
test data development (TDD), test objective definition 
(TOD) , test method studies (TMS) and optimal testing 
procedures (OTP). Horizontal dependence among functions 
at the same level in the organization is implied. 
1.1 CHAPTER OUTLINE 
The purpose of this chapter, indeed this theSiS, is to 
develop the theme of a priori diagnosis by elucidating 
features and interrelationships of those diagnostic functions 
shown in blocks with shaded borders in Figure 1.0. In this 
chapter, the definitions and assumptions required to develop 
diagnosis according to the organization in Figure 1.0 are 
stated and related formUlae are derived. Diagnostic model-
ling which was introduced in Chapter 0 is extended and made 
sufficiently explicit for developing models which can be 
used. for TDD, TTS, TMS and OTP studies. 
We begin in Section 1 .2 by surveying some historical 
developments in diagnosis pertinent to the systems 
approach. A statement of th~ research objectives is 
then given in Section 1 .3. In Section 1 D4 some useful 
definitions which were not previously presented in the 
Prologue or in Chapter 0 are stated and some of the 
def'initions already mentioned inf'ormally or used in a 
general context are given" Af'ter presenting an example 
in Section 1 &5 which illustrates limitations on obtaining 
diagnostio inf'ormation and cites some problems which are 
encountered in developing analytical techniques, we 
develop the basic hybrid system component models that can 
be used to model hybrid systems' networks f'or diagnostic 
studies in Section 166 then in Section 1 &7, the test 
development areas specif'ied in Figure 1 &0 are discussede 
Finally in this chapter in Section 1 &8, an example of' a 
diagnostic data generation and f'aul t detec.tion-isolation 
illustration is presented using f'unctional element 
network f'ault simulation techniquese 
1 02 DEVELOPMENT OF HYBRID SYSTEM DIAGNOSIS 
1 .. 2 .. 0 History 
The background material presented in Section 0.1 of' 
Chapter 1 presented important events af'f'ecting systems 
engineering development. It was postulated that 
system analysis through modelling is of' signlf'icance 
to the area of' systems diagnosise The development of' 
hybrid system diagnosis has been largely evolutionarYe 
A temporal description in Figure 1 e1 shows a f'ew of' the 
important events both in the general systems development 
area and in diagnostic developments. (The remainder of' 
this section is with ref'erence to Figure 1 &1 e) 
Although large systems (eege power systems, 
transportation, logistics) existed bef'ore 1950, the 
invention of' the transistor and the increasing emphasis 
on mOre comp~ex military and computing systems 
precipitated the general systems engineering concepte 
Figure 1 &1 shows that prior to 1955, diagnosis was usually 
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A Temporal Comparison of Systems Development 
and Diagnostic Development 
Figure 1.1 
an afterthought of the system designer. The general 
approach was to supply "trouble shooting" charts and 
repair manuals developed after the system had been 
designed~ Nevertheless, in some systems, the first 
automatic test equipment began to appear. 
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It W8js·around 1955 thatJ0hn von Neumann, E.F .. Moore 
and GeE .. Shannon published papers on the use of redundancy 
techniques to improve system reliability. They showed 
that by using redundancy techniques, systems containing 
electrical components wi th very short mean-time-between-
faults (MTBF) could be majde to work over periods of 
time much longer than the MTBF time for individual 
components. However, cost,weight, vi61ume and power 
sizzling requirements precluded general application of 
the se techni que sat tha t ti me & 
Between 1955 to 1960, system engineering concepts were 
sharpened and complex missile, satellite and space systems 
made their debut. Many advances in technological 
application of previous inventions' occurred. Reliability 
and quality control theory advanced. 1960 to 1965 was 
a period during which systems theory, control theory 
and reliability studies gained much attention. The 
demands of complex space. problems and industrial control 
problems being the impetus behind this development. At 
about this time, diagnosis acquired respectability as an 
important part of the sys terns engineering probJ1Bffi and 
theoretical studies on diagnostic problems made their 
debut.( 147 ) 
In many fields, for example circuit theory, the 
evolution ,and organization of developments is fairly 
easy to follow. In di~gnosis, there has been no clear 
p'ictureof the organization or even of the objecti{lres 
except in one or two areas. One main theme that can be 
~ollowed is the development o~ automatic checkout 
equipment and its applications in avionics and space 
system. Power system protection could also be included 
here. Another is the concerted effort by computing 
systems manufacturers to develop rational circuit 
oriented diagnostic techniques. Some of the important 
early references on systems diagnosis are contained in 
unpublished company reports. These have appeared 
gradually several years after -b'e'iing promulgated 
within the company $ 
1 62. ~ Li tera tmre. 
A paper by E.F~ Moore on sequential machine experiments 
might be considered as the first reference on the subject 
of system diagnosis. ( 107 ) Although Moore deals with 
~inite state machines having a finite number of input and 
output signals and a finite number of states, his concept 
of an experiment is general enough to be applied to models 
other than those for which it was originally postulated. 
For example, it should be possible to extend the concept 
of an experiment approximately to essentially infinite 
state machines by quantization of the continuous state 
variables. Moore mentions other possibilities in his 
papere 
The advantages of formulating a diagnostic appr0ach 
which can be applied to more than one specific system 
class was first enunciated by Brule, Johnson and 
KletskY( 1 9 ) in 1960. Their treatment of TTP and OTP 
is general and based on a system description in terms 
* of an interconnection of sUb-systems (sub-assemblies). 
* Sub-assemblies are equivalent to a network or functional 
element e 
Signals are transferred through terminals leading into 
and out of these sub-assembliese They state that a test· 
which will verify that the system is good must give a 
complete specification of the inputs to each sub-a.ssembly 
which are required to generate the specified outputs. 
Only if each sub-assembly is operating properly ii!ll it 
possible to state that the system is good. 
In developing test procedures, Brule et.al. assume 
that a test will "pass" if all sub-as sembI ies are good 
and fail if anyone (or more) is bad. An example 
illustrating the important features of their test 
procedures is shown in Figure 1 .2. 
The example system illustrated is composed of the 
interconnection of three sub-assemblies a,b, and c. The 
primary (independent) stimuli are shown as S1' 8 2 and 8 3 " 
Intermediate signals and output signals are denoted by 
capital letters A,B,and Ce The table in Figure 1.2 
shows the response signal obtained from the application 
of certain stimuli. We note here, that intermediate 
signals can be regarded as stimulants which are assumed 
to be good. (Brule et.al. use the term stimulus - response 
to stand for the input-output signal responses of a 
sub-assembly.) For example, the table shows that the 
stimulus 8,A will give the required response B only if 
the sub-assemblyb,1 is good" A coding of the status of 
the sub-assembly, necessary for a test to pass, is given 
by the column in the table labelled Numerical Designation. 
If sub-assemblies are alphabetically ordered from left 
to ri ght the.n a 1 is entered in the column if the sub-
assembly must be good for the test to pass. If the 
. 
sub-assembly is not tested by the test a 0 is entered 
in the corresponding column. For sub-assembly b, the 
S 1. B 
b .() 
I I 
-
S2 A 
0 a 
'--- C 
S3 c .0 
Diagram of System Showing Sub-assemblies 
~ 
Row Response Stimulants Good Numerical 
Number Observed Required Sub-assemblies Designation 
to Pass 
1 A S2 a 100 
2 B S1.A b 010 
3 C S3A c 001 
4 B S1S2 ab 110 
5 C S2S3 ac 011 
LEGEND: 1 = element tested 
o = element not tested 
Equipment Diagram and Test Requirements 
Figure 1.2 
test passing gives 100. In the ~irst row o~ the table, 
the res.ponse A, given stimulus S2 is good i~ sub-assembly 
a is good, independent o~ the status o~ band c. For 
the sys tern shown··- considering primary stimulus signals 
only - the two input pairs S1S2 and S2S3 and the response 
signals Band C are required to veri~y that a,b and care 
operating properly. 
Slightly more speci~ic systems oriented diagnostic 
approaches have been developed. One, reported by Maling 
and Allen( 8 7 ) uses a large simulator to develop tests 
~or an experimental central processor in a digital 
computing system. Hardie and Suh;cki (;5~2 ) have reported 
another simulator which was applied to a special purpose 
~light control computer. Their simulator is interesting 
because o~ the number o~ ~ault types it can handle. An 
investigation using physical ~ault simulation in a 
telephone switching network was carried out by Tsiang and 
Ulrich(±37 ) at Bell Telephone Laboratories. They used 
an actual telephone exchange and compiled a ~ault 
dictionary o~ sympton versus li~ely cause(s) using 
physical ~ault simulator techniques. This data was 
( 7 8 ) later analysed by Kruskal and Hart who devised a 
method ~or compressing the data in~ormation using a 
Hamming distance de~ined on the data space. This 
compression resulted in a shorter ~ault dictionary than 
the original one o~ Tsiang and Ulrich. 
Work by Seshu and Freeman( 128 ) and seshu( 126 ) are 
~requently cited re~erences on digital system diagnostic 
development. Their method is essentially a simulation 
algori thm ~sig~ied:ror;.,;flinding> input-output patterns ~or 
both good and ~aulty networks and is based on the 
~ollowi rig assumptio ns: 1) the class o~ ~ailures which 
can occur is known and ~inite, 2) each ~ailure trans~orms 
1 G1 0 
a sequential network into another $equential network 
and 3) it is possible to reset :tied-back lines momentarily 
to a known ini tial state even under failure condi tions. 
The good network and all faulty networks (machines) are 
simulated. During each step of the simulation, all 
pos$ible combinations of inputs are tried and the one 
which detects the most previously undetected faults is 
, (91 ) 
used as the next input combination. Manning who 
studied under Seshu uses this technique to investigate 
procedures for rapid and efficient fault detection and 
isolation on the OSX-1 experimental computer which was 
bui 1 tat the Dni versi ty of Illinois • 
. Important contributions to diagnosis in the analogue 
~yS terns area are few in number It One due to Berkowi tz ( 1 3 ) 
discusses the requirements for finding R,L, and Cvalues 
for lin~ar passive networks using limited input .... output 
signal information. Seshu and Waxman( 127 ) use sine wave 
input-output information to develop fault detection and 
isola tion informa tio n for linear networks using a transfer 
function approach. Valstar( 141 ) describes a technique 
which, permits on line continuous fault detection and 
isolation for linear networks using a transfer function 
tracking scheme and digital computation while Levadi ( 8 1 ) 
describes a technique whicl1 applies a learning algori thm 
and which can be used for linear or non-linear networks. 
The FIST (129) project was ini tiated to develop test 
equipment for modularized electronic equipment. The 
resulting technique is based on the use of two part 
comparator Circuits., The philosophy is that if equipment 
is constructed in modules and fault detection tests are 
performed at the replaeeable ~odule level, then rapid 
repair is possible once a fault is detected (provided 
the replacement module is available)" 
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Oontr1,butions to diagnostic techniques f'or combina ti onal 
networks are more numerous than f'or any of' t~e other 
network typese There are two reasons f'or this. One is 
the f'act that many of' the circuits in digital computers 
are com~!~ina tiorja:l 'I The second is that the problem of' 
diagnosis in combinational networks gives the impression 
of' being more tractable than the analogue or sequential 
network, an impression which is somewhat misleading. 
Various OTP's have been proposed but their approach to 
the solution is usually quite·~d.if'f'erent"! For example, 
one approach due to poage( 115 ) is an algebraic method 
which modif'ies the Boolean equations f'or the network to 
account f'or f'aults on signal lines. The modif'ied equations 
&re then manipulated and an expression f'or the network 
output f'or various input signal combinationl;3 and f'or 
possible f'aul ts is obtained. A second approach f'or 
diagnosing combinational network faults has been 
developed by Roth( 122 ) to a sophisticated level over a 
period of' several years. He bases his work on an 
algorithmic procedure which he calls ~-eube calculus( 4, 0 ) 
A reduction procedure incorporating multiple intersection 
of' appropriate truth table like blocks which give a 
complete description of' each gate and finally the total 
network is used. Some of' the IBM 360 diagnostic programs 
have been designed using his algorithm in its programmed 
form, DALG .. 
Some of' the work on sequential network diagnostic 
techniques, f'or example, that of' Seshu and Manning 
mentioned previously, has been carr,ied out assuming that 
the network exists within the computing system 
environment. This assumption is, f'rom':our point of' 
view, a usef'ul one. Becaus~ the sequential networks 
f'or~m a part of' the total hybrid sys tern, previous methods 
~or diagnosis which consider the network imbedded in 
the system are relevant to this study. 
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It has already been stated that. the work of Moore on 
se~uential machine experiments is o~ interest because 
of his treatment of an experimental test result is general 
enough to apply to a wide variety of situations. This 
subject area has received further treatment by Hennie~ 56 ) 
in 1 964, by Kime ( 7 1 ) in 1966 and Kohavi and Lavallee (72) 
in 1967. Although the work o~ these investigators has 
application to fault detection and to se~uential network 
design, it has not yet been applied to fault isolation. 
Limitations which apply either in part or in entirely 
to most of the diagnostic methods or techni~ues reported 
in the literature can he summed up as follows: 
(a) The methods yield solutions or prescribe techni~ues 
which are not viable in the system environment. In 
particular, most of the analogue techni~ues re~uire 
sinusoidal input signals which may not be available in 
the o~erating environment of the system. Others re~uire 
access to a large number of test point terminals. 
(b) The ef~ectiveness o~ the method in detecting and/oD 
isola ti ng . faul ts cannot be ~uan ti ta ti vely evaluated. 
(c) The time re~uired to develop diagnostic information 
using a given algorithm or heuristic may be efcessive. 
Admission o~ these basic limitations is not enough. 
It is the authors contention that a: more rational 
approach to the problem of diagnosis considered within 
the systems engineering context is re~uired. This 
approach can be implemented by 
"1. Specifying the important constituents of an 
organized diagnostic ~ramework. 
20 Relating past and ~uture contributions to the 
corresponding constituents o~ the ~ramework 
selecteds 
3. Developing both qualitative and quantitative 
measures ~or analysing and evaluating the 
signi~icance or e~~ectiveness o~ a particular 
contribution .. 
1 93 OBJECTIVES OF INVESTIGATION 
1 ,,3.0 Speci~ication o~ Objectives 
1 .13 
The major objectives o~ this thesis are: a) ~o present 
a philosophy ~or system diagnosis, b) to explicate the 
philosophy by developing de~initions, terminology, and 
models Which provide a ~ramework within which diagnostic 
studies on a large class o~ electrical systems may be 
per~ormed and c) to demonstrate how the general conceptual 
~ramework can be used to develop test data and speci~y 
checkout procedure requirements ~or hybrid systems 
operating in a real time environment. The test data 
and procedural in~ormation development and application 
are digital computer dependente Because the systems o~ 
interest in this investigation are known to be complex, 
manual testing is ruled out, time limitations on tests 
being a critical ~actor" Present computing systems have 
special programs and circui troy ~or diagnostic purposes.(125) 
By incorporating analogue-to-digital converters and 
electronic commutators, it is a short step to making 
test measurements in the integrated hybrid system. These 
meafP~ements are useful on:j..y if a priori computed 
in~ormation is available. The measured and computed 
in~ormation can be compare4 and a decision about the 
status o~ that section o~ the equipment can then be made. 
The a priori computed information, applied a posteriori, 
can be developed using diagnostic models incorporated 
into a digital computer simulation. Algorithms programmed 
for the digital computer can be used to select input 
terminals, input signals, output terminals and to compute 
output signals for various fault conditions. This computed 
information can then be used to develop checkout equipment, 
test sequencing (test procedures) and it can be stored on 
magnetic storage media for ariai1;ySllJ1g future a posteriori 
fault detection and isolation decisions. (See Figure 0.3) 
The stress that. is placed on the digital computer 
as a computational tool and as a measurement control and 
information processing device is important. It extends 
syste~ diagnosis to the third- dimension; previously 
combinati onal and sequential circui tTY:: in a -computing 
system could be treated •. Now, the hybrid system can be 
considered as a unit .. 
1 f!3el Discussion of Objectives 
An effective system design must consider diagnOSis 
as one of the d,e13ign areas. This implies that systems 
analysis must be oriented to the need for relating 
analytical studies to equipment designe The process of 
integrating the diagnostic studies with checkout 
equipmen t can best be done using a rati onal approach. 
The rationality can be :a(u-l.uired from a well defined 
organization of diagnOstic functions. The individual 
/ 
contribution of any given technique can then be assessed 
. ! 
within the context of the particular organization. 
We reiterate that implementation of diagnosis in 
the form of computer controlled autoroatic test sequencing 
, . 
and test analysis equipment is the ultimate objective 
of diagnostic studies. Intermediate objectives are the 
substance of this study. To' attain these objectives, 
the organization established in Figure 1.0 will be 
further qualified by providing defini tions "as you go" 
for DM, TTS, TDD, and TOD functions. Using this 
organization, and the resulting definitions, answers to 
questions of the following general type can be given: 
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What model will be useful for developing fault detection 
information data on an integrated circui t operational 
amplifier assuming faults are caused by parameter value 
drift? Which subclass of a given class of faults can be 
detected using a particular input signal record and the 
corresponding output signal record for a combinational 
digi tal network? 
The organization 
shows that TMS can be 
DM, TTS, TDD and TODe 
hierarchy depicted in Figure 1.0 
investigated using information from 
OPT depends on information from 
the TMS area e However, the OHD and OTP functions are 
buffered by equipment performance and maintenance 
constraints. A sort of dialogue between these two must 
be established in practice which uses "advice" and 
information from the other functions in the organization .. 
We assert that, for present generation s~stems and 
those in the planning stages which involve human life 
and other costly resources, system effectiveness must 
be measurable and maximised s The effectiveness of tests 
and test procedures, be they for routine (scheduled) 
maintenance or for fault (unscheduled,) maintenance, 
must be a priori assessed for thoroughness or 
compieteness. If, for example, a particular black-box 
" 
test technique will detect only 90 of the possible 100 
assumed faults and high system effectiveness is mandatory, 
provision for redundancy or additional test equipment 
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hardware to cope with the remaining 1010 must be supplied o 
The measure of thoroughness which we adopt here is 
termed diagnosabili ty or testabili tYe (See :1.47) Efficiency 
is 'measured on a relative scale and depends on cost, 
time and other physical constraints~ 
If the models of basic system components accurately 
and reliably predict the performance characteristics of 
the physical system component for both fault free and 
faulty conditions, the model is useful for diagnosis. We 
will assume that for a postulated class of faults, the 
basi cmodel is 1 OO%effecti ve in its ability to predict 
all good and bad modes of performance. 
The process of modelling or model building may be 
imagined to be evolutionary; starting with basic , 
components, increasingly complex systems are constructed 
by interconnecting the Df3.sic components~ Partly for 
convenience but mainly because sfmplification is highly 
d~sirable, certain important interconnections (sub-
systems or networks) are identified and these become 
new "basic components" for larger systems and so the 
process continues. At each stage of the evolutionary 
modelling process, several factors should be assessed8 
Th~se are: 1) How close a resemblance does the model 
bear to its physical counterpart? 2) Can the model 
simulate a class of faults which the physical component 
(system) may possess? 3) Is the overall performance 
of the model both for fault free and faulty conditions 
sufficiently similar to the actual component (system) 
to be useful in fault studies? 4) Can the model be 
incorporated into a digital computer simulation 
involving the interconnection of models of different 
physical components? 
j 
Summarily, a prevailing theme is the specification 
and development of a model or models which can be used 
to construct networks on which analytical and computer 
oriented fault studies can be performed. The purpose 
of these studies is to predict both fault free and 
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faulty performance of hardware networks in the equipment. 
This performance information is used to develop and assess 
the effectiveness of tests which will ultimately be used 
on the real systeme 
The third major objective mentioned at the beginning 
of this section is the development of computer oriented 
diagnostic methods f'op three' classes of systemsG Initially, 
it was envisaged that a single method would evolve and 
that this method would be applied in toto to the system 
diagnosis problem~ What has eventuated is a series of 
individual methods which are related by three features: 
1) All of the diagnostic methods depend on some form of 
parameter variation method to simulate faulty behaviour 
of time domain systems~ 2) All diagnostic information 
can be obtained fro~ models USing algorithms which can 
be coded into digital computer programs and 3) All 
signal information that must be measured in the course 
of a diagnostic test is in discrete (sampled) form. In 
Chapter 2, we develop anew class of techniques for 
analogue networks based on this discrete information 
approache It is also assumed that all systems are 
operating in the real time domain and that only thpse 
signals available within the system can be used as 
inputs", 
Time limitations and lack of a suitable hybrid 
system for experimentation precluded an experimental 
check on the validity of various techniques. However, 
several computer programs were written to obtain data " 
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and experiment with various test data development 
simulations. Two o~ these programs will be described. 
One, in this chapter, is a general parameter variation 
method which~ deve,lolls quantized~sampled ~aul t detection 
isolation data ~or l~near and non~linear analogue networks 
and ~dr certain types o~ inter~ace networks. The second 
program, described in Chapter 3, is one which consumed a 
major portion o~ the programming and computing time. It 
is used ~or combinational network fault simulation and 
test data generation G 
1 e 4 TERMINOLOGY 
Most disciplines have evolved their own language. 
The language is tailored ~or the discussion and 
explanation o~ ideas pertinent to the discipline. Because 
~ault diagnosis has been applied to a variety o~ di~~erent 
systems, each discussion has tended to ascribe a somewhat 
di~~erent meaning to the same word. 
In this section, some o~ the important terminology 
and de~initions are presented e The de~initions have been 
stated with su~~icient generality to apply to most o~ 
the discussion. In later chapters, we may restate, 
reinterpret, expand or quali~y some o~ the terminology 
presented here to allow ~or individual system di~~erencese 
Diagnosis is the overall problem o~ de~ining a 
terminology, developing models, devising tests, and 
evaluating tests ~or per~orming ~ault detection and ~ault 
isolation on a systeme 
A system (see R~ference 50) is any interconnection 
o~ electrical cipe1,1it components which per~orms a 
prespeci~ied srpera ti on, ~l' de"fj;n,es\a,ltialllPil.llg'C05e,;eUllction 
set of signals called inputs to give a response signal 
or signals at the points or terminals called outputs 
whiGh are a priori designated by a designer. A system 
has inlluts Qr input signals whi~h represen t electrical 
signals whi~h can be manipulated and EmtJ2Rts or output 
signals whi ch represent 80me of the signals processed by 
the system. In addition, a system has intermediate 
signals which are not generally available for observation. 
There will also be inputs termed -environment£j.l inputs 
which,are not usually electrical, not generally measured 
and whose characteristics are statistically described.. .It 
is these inputs which cause temporary or permanent changes 
in physical parameterss Tests are the method for observing 
the effects of environmental inputs e 
A diagnosti~ model is a quantitative representation 
of a system in the form of a mathematical model or 
simulation model which contains the interrelationships 
between input, electrical circuit components and outputs. 
In diagnostic models, we will assume that environmental 
inputs influence the fUnctioning of the ele®trical 
circuit components and hence the @utputs. The following 
diagram illustrates how the cause~effect relationship 
is supposed to exist~ 
ELEeTRIGAL INPUT 
SIGNALS 
The interpretation is: 
STIMD:t.US 1 
ELECTRICAL CIRCUIT 
CO~PONENT FUNCTION 
IJPNVIRONMENTAL INPUTS 
'OUTPUT 
SIGNALS 
INTERMEDIARY H RESPONSE I 
STIMULUS 2 
The RESPONSE is observed as output from the INTERMEDIARY 
which is influenced by STIMULUS 1 and STIMULUS 25 
Electrical signals flow horizontally, environmental 
signals verticallYe 
A network :is a system whose structure can be defined 
by a network graph ( .:L:La ) @ The characteristics of physical 
components in a network can be described electrically by 
lumped. equivalent models" The purpose of restricting 
discussion to this class of systems is first to eliminate 
distributed parameter networks and secQud,-toguarantee 
that the resulting classes of networks contain uniquely 
identifiable com:ponen ts.. Because we are going to 
s'imulate ];l~Pam~ten:;'1\Tariations in fault studies, it 
is necessary to be. able to identify a particular component 
(parameter) without ambiguity@ 
A vardable is a quantity whose instantaneous value 
may be represented by a real number® To be completely 
general (but not completely rigorous), physical quantities 
such as length, time, mass, and change may be taken as 
physical variables. Here we are not concerned with a 
fundamental set of physical variables but rather with 
giving several examples of physical variables~ The 
physical variables which are important in electrical 
system diagnosis are voltage, current and time. Parameters 
will be regarded as variables whose value is determined 
by time and environmental variables. In essence, 
diagnosis as it will develop, is concerned with using 
measurements or computations of certain variables (inputs 
and out~uts) to indirectly estimate the value of other 
variabl es Cparame ters) ® 
A signal is a voltage or current variable whose 
instantaneous, value or magni tude comes from the set of 
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real numbers. A voltage signal is strictly a scalar 
function of time, being the :potential difference between 
two :points. A current is a vector function of time 
having both direction and magnitude. Because currents 
in networks with which we will be dealing are confined to 
a wire connecting two points, current is constrained to 
two directions. The convention will be to assume that a 
current Bignal is in the direction associated with an 
arrow located alongside the signal terminal or by an arrow 
attached directly to the signal terminal or wire. 8ymbols 
for signals will be: 8, 8 i , 8(t), v(t), l(t), I, 0, x, u 
y, z variously and their significance or meaning will be 
defined at the time of usage. 
A parameter has very broad inter:pretation in this 
thesis. It will be defined as a variable whose value 
* comes from the set of real numbers R or from some 
specified subset of R*. A model :parameter may corres:pond 
one-to-one with a :physical :parameter such as resistance 
or ca:pacitance or it may be a dimensionless quantity which 
is used in a model to artifically re:present changes in 
signal magnitudes or in :physical :parameter values. Or, 
a :parameter can be used as an adjunct variable which 
operates on other :parameters or signals to form a new 
signal or :parameter-value. Parameters will be written 
generally as :Pi; other notation will be introduced as 
required. 
A :phxsical law will be defined here as the quadru:ple 
(8 1 , 8 2 , :p, M) where 8 1 , and 8 2 are directly or indirectly 
measurable real valued :physical variables and :p is a real 
valued :pro:portionality constant called the :physical 
:parameter and M is a rule involving algebraic o:perations 
which relates values from 8 1 , 8 2 and:po 80me exam:ples 
are the following: 
Form of physical laws S1 = pS2 
Examples of some well-known (electrical) physical 
laws: 
VOLTS = RESISTN10E $ OURRENT 
OHARGE = OAPAOITANOE " VOLTS 
VOLTS = INDUOTANOE e DERIVATIVE (OURRENT) 
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It will be assumed that a physical law can always be 
expressed in mathematical form, that it applies to an 
ideal physical component, and that the relationship 
between the signal variables is established through a 
proportionality constant which can be associated with a 
set of physical characteristics. In most cases, the 
parameter is not constant but will depend on environmental 
factors and on the signal levels etc. In other words, the 
above examples showing the relationship between signals 
and a dominant physical parameter such as resistance or 
~apacitance are ideal. Physical elements exhibiting only 
one of the relationships is said to be an ideal element 
(device)" In a physic~i electrical network - sometimes 
'l 
called an electric circuit - all of the physical voltages, 
currents and parameters are related. A model which 
attempts to include all of the operational features of a 
particular circuit or system is said to be an isomorph. 
We will assume tha t a model whi ch contains all of the 
detail necessary to compute accurately and With 
certainty the total behaviour of the corre~ponding 
physical network is an isomorph. 
A functional law is in a sense far more general 
than a physical law. We will assume that a func,tional 
law represents the cause-effect relatienship between a 
set of voltage or current signals (inputs) and voltage 
or current Signal called the output. A functional law 
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can be represented by a single mathematical operation, 
operating on the inputs or by a composite (and probably 
complex) mathematical operation on two or more variables 
or functions. The complexi ty of the operation(s) is 
"masked" for discussion purposes by saying that the output 
is a function of the inputs. The reader may now wonder 
about the use of law in this context; a functional law 
is really an artificial term invented to describe the 
processing activities of such electrical devices as 
summers, amplifiers, logic gates and more complex devices 
such as integrated circuit logic networks or sUb-systems. 
When a grouping of physical elements is brought together 
to form a many-one transformation of the variables, most 
of the individual variables are disregarded and only the 
gross input-output properties are of interest. Detail is 
sacrificed to obtain a simplification. A model which has 
been reduced from an isomorph to the gross functional form 
will be called a homomorph. 
1 • .5 SYSTEM DIAGNOSIS: MODEL, SOLUTION, AND INTERPRETATION 
The purpose of this section is to illustrate some of 
the salient features of developing and interpreting 
diagnostic information; we use an example. 
Although not completely comprehensive, it illustrates 
several of the problems of fault detection and isolation. 
in systems. The system in this example is a simple 
functional element model consisting of two input signal 
lines to which voltage signals may be applied. It will 
be assumed that the values of the signals come from a 
finite set of real numbers. The output terminal has an 
associated voltage signal whose value depends on the 
input signal values, on the system's internal component 
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values, and on their interconnection. 
If an isomorphic model of the system is available, 
a detailed electrical analysis of the system using 
conventional network analysis techniques can be made. In 
this example, an homomorphic transformation will be imposed 
which gives the output signal values in terms of a mapping, 
M. The electrical details of the behaviour are obscured. 
"Internal component condi ti ons" arerepresen ted by 
parameter value settings. 
The system, which is shown in Figure 1 .3, has two 
input signals 8 1 and 812 whose values are from the sets 
8'1 ::: [0,1,2} and 8(2 ::: [1,5}. The output signal 8,3 has 
values given by ~3 ::: [0,1,5,10]. Associated with the 
system are two parameters p and p whose values will be 
1 2 
taken to be from the set [1,2}. The operation of the 
system is memoryless and its output is determined by a 
mapping~.yepresencfteli:by M. 
8 1 -Q ~ ~ l\4, tt> 1.~ P2 08~ 8 -0 2 
Memoryless Functional Element Model 
Figure 1 .3 
8 1 and 8 2 are shown with arrows going into the system 
8 3 is shown with an arrow pointing out. The convention 
will be to show all throughput signals (regarded as 
independent) pointing into the block representing the 
system. Output si gnals (regarded as dep endent) may have 
arrows pointing out of the block. If the direction of 
signal flow'is unambiguous, the arrows will be dropped. 
The operation (mapping, function, relation) will be 
written inside the block. In FigQre 1 .3, the notation 
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MI denotes the fact that a mapping M on (8 ,8 ) by the P1P2 ' 1 2 
system depends in some particular way pn two parameters 
Pi and P2" For this example, we assume that the domains 
of 8 1 and 8 2 are different. ,. These ideas can now be put 
on a more concrete basis. First we enumerate some of the 
properties of set composition that will be used here to 
construct the "operation" of the example system. (Xis 
the Cartesian product) 
(a) The 'input set domain written 81)(82 is all 
ordered pairs of signals 8 1 (first) and 8 2 
(second): 
81X82 = t (0,1), (0,5), (1 ,1), (1,5), (2,1), (2,5) ~. 
(b) The output signal domain for 8 3 is given: 
to,1 ,5,10~. 
(c) The parameter values come from the set which we 
introduce here as the product set P1)(P2 
= t(1,1),(1,2),(2,1),(2,2)~ = tY,cx,,8,o~ = II. 
A conventional method for explicitly representing the 
various mappings performed by the system is used in 
Figure 1 .4. We imagine that the four mappings illustrated 
correspond one-to-one with the actual system under the 
conditions that both the model and system input signals 
corne from the product set 8 1 82 , and that the internal 
system conditions are modified to correspond to model 
conditions implied by the parameter settings given by 
y,cx,,8,Oe Then for all inputs and parameter conditions, 
if the model outputs are identical to the system, the 
correspondence is complete. As noted previously, this 
model is an example of an homomorphic functional element. 
Figure 1 .4(a) shows the notation which is commonly 
used to depict a mapping. A definition may be helpful 
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at this point: We define a mapping as the assignment of 
elements in one set called the domain to elements in a 
second set called the codomain.. Using the general input 
and output sets SIN and SOUT ' the mappIl1g shown in 
Figure,1~,4(a) can'be written as' MI : SIN-+ SOUT' or MI , '. P:1.,P2 
S PiJ?2 S . IN .... OUT· 
The f'our mappings shown in Figure 1.4 (b), (c), (d) 
and (e) are all different. They may be thought of as 
mappings which model the performance of four different 
systems of the type shown in Figure 1.4. Alternatively, 
it is suggested that the figure can be interpreted as 
four mappings Which are conditioned (parameterized) by 
the system parameters.. One mapping Ml y (y :::;> good) can be 
thought of as the good system mapping and the others as 
~ (faulty) system mappings. If it is known that the 
assumed parameters are constrained to be the values given 
by the four pairs, Figure 1.4 may be regarded as a complete 
model of tlle system.. Both good and bad versions are 
sh~ .. 
The reader may observe that the good system behaves 
very much as a multiplier for real numbers. The exception 
is the input element (2,1). Because the co-domain is 
missing the element 2, the system is not a multiplier. 
We reiterate several points and make additional important 
observations about the mappings in Figure 1.4, which are: 
1) The values of the parameters Pi and P2 condition 
the mapping M. 
2) It is not generally sufficient to look at only 
one input-output response to know if the mapping 
is condi ti one d by y, ex, f3 or o. For example, the 
input (1,1) always causes the output to be 1 , 
~ndependent of the particular mapping. 
MIY 
Mia 
MIf3 
Mia 
mapping 
Domain Co-domain 
o 1 
,- --.--------- - .-, '--" 0 
0,5 _---------- ~ 
I> 1 
------t-", 5 
-L~------------~ .. 10 2,"'-
o , U-------~ 
5 
Of-------___+,~ 10 
0,1 
o , Er 
1,1 
1,5 
2,1 
2,5 
1,5 
2,1 
2, 
a) General graphic 
mapping notation 
b) Mapping wi th 
parameters set 
to (1,1) 
c) Mapping with 
parameters set 
to (1,2) 
d) Mapping with 
parameters set 
to (2,1 ) 
e) Mapping with 
parameters set 
to (2,2) 
Functional Element Mapping 
Figure 1 .4 
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3) The mappings perf'ormed oy the system are not 
one-one. That is, the element in' the codomain 
can De the image of' more than one element in the 
domain4 For instance, 10 is the image of'ooth 
(2,1) and (2,5) in three of' the cases. 
4) Not all of' the mappings are onto.(82.)In case (c) 
5 is the ima ge of' no element in the domain .. 
This example has served to illustrate 'the f'ollowing 
points aoout a network model: 
1) The output depends not only on the input out 
also on the parameter v~lues which are af'f'ixed 
to the model in a way which alters the output 
solution, depending on their values.. 
2) Input-output mappings may not De unique f'or the 
good model or f'~r its various Dad versions. 
Consequently, a single solution may De 
insuf'f'icient to decide which parameter settings 
should De associated with the output solution. 
The example does not show how the ef'f'ect of' 
computational noise might De treated nor does it 
demons tr'a te the relationship of' the model to its physic al 
equipment counterpart~ In the f'ollowing section, 
diagnostic models and methods f'or developing models are 
discussed which yield solutions that are computationally 
equivalent to the equipment~ Section 1 ~7 discusses tests 
in relation to the equipment and the diagnostic model of' 
the equipment"., Questions of' computational accuracy are 
discussed in that section .. 
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1.6 MODELLING: REPRESENTATION, AND SIMULATION OF FAULTY 
i. 
EQUIPMENT 
A model is a re~resentation o~ a physical element, 
component !I device, equipment or phenomenon that describes 
the relationship in space and/or time between two or more 
of the physical variables~ In this section, we describe 
two primary electrical element model classes. These 
models are generally classified as isomo,;rphs or homomor~hs .. 
Interconnections of these primary diagnostic models 
specify a particular eqUipment network model configuration 
whose performance both for fault free and faulty conditions 
can be computed* 
Models presented here and a~~lied in Chapters 2, 3 
and 4 are mathematical expressions relating dependent 
out~ut signal values to independent input and parameter 
values~ Mathematical expressions are in algebraic or 
simulation form~ Faults may be simulated in the model 
by prescribing parameter settings whose values correspond 
to a certain fault condition~ The fault conditions 
modelled (perhaps we should say simulated) are those 
designated by the fault policy~ 
The ~rocedure for develo~ing complex models from 
simpler models is important. We begin by showing how 
detailed isomorphic primary models can be reduced to 
slightly less detailed homomor~hic models.. This 
reducti on enabl es us to develop a hierarchy of eqUipment 
com~onent models~ For example, the component (we use 
the word element also) might be a transistor, an 
integrated circuit amplifier or an even larger inter-
connection of these eleme~ts.. Then, because the fault 
simulation policy has a direct effect on the ~ and 
level of the diagnostic model, we illuminate some of 
the conditions which restrict our a~ility to determine 
internal network parameter values oy look~ng at a rew 
or the external outputs& Important here is the notion 
or an output 00 se rvao Ie raul t. In Section 1 11>6 J' a 
derinition or the equipment partitions which will oe used 
f'or diagnostic studies is presented.. Because the 
diagnostic model is generally more detailed than the 
perrormance model ne eds to oe, and oecause the parame ter 
variation errect is to oe preserved, a description or the 
userul primary models and their application to diagnostic 
modelling is discussed in some d@tail.. The reader is 
advised tha t al though thi s discussion covers several 
pages, it is in a sense incomplete.. AlJ,. possiole models 
or network components cannot oe covered, and indeed, it 
would not oe useful to try to do so in a discussion such 
as this.. Rather, the ideas or modelling and reduction 
an4 the representation or equipment using these models 
which is presented in this section are those which' are 
relevant to diagnostic techniques. Each technique, 
whether it oe data or test development will require a 
particular set or models .. 
1~6 Transrorming Isomorphs to Homomorphs 
'., 
In Ohapter 0, Section 0 .. 4, diagnostic models were 
introduced.. The signif'icant properties or these models 
were stated and a model hierarchy was presented. The 
importance to diagnostic studies or developing a model 
whioh accurately mirrors the rault characteristics or 
physical components was pointed out. Because model 
f'ormulation is partly science out mainly art, the 
overall model development must oe evolutionary; the 
system is partitioned into suo-systems of' propo~tions 
consistent with test objectives, a f'ault policy is 
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stipulated, a diagnostic model ~or eaoh sUb-system (or 
its constituent networks and their sub-networks etc .. ) is 
~ormulated and ~inally an evaluation o~ the models is 
carried out~ Ohanges are made until a satis~actory set 
of models is produced~ 
Diagnostic model development must rely on judgment. 
I~ the replaceable unit in the system is the individual 
reSistors, capacitors, inductors and transistors, then the 
diagnostic model should contain parameter in~ormation on 
these basic electrical network components. We shall re~er 
to these as components or as primitive (electrical) 
network elements. The word parameter re~ers either 
implicitly or explicitly to the value o~ resistance, 
capacitance etc~ assigned to the primitive element. An 
objective in diagnostic modelling is to develop a model 
whose parameters correspond in a known way to the 
physical component parameters.. This objective is 
achieved ~or the simple elements but becomes increasingly 
di~~icult to attain as the complexity o~ the model increases. 
This comple;x:i ty can be e~~ectively reduced by using a 
simpl~fication which we now describe. 
Figure 1 >1<5 (a) shows a simple single stage transistor 
ampli~ier schematic and (b), (c) and (d) some o~ the 
possible models ~or representing its operation in terms 
o~ input output signals~ The detailed model in 
Figure 1 ",5 (b) contains parameters Pi though Pg assigne d 
to a particular model con~iguration o~ the network. 
This equivalent circuit model is the graphic representation 
o~ the mathematical model. A particular ampli~ier is 
modelled by aSsigning values to the parameter. I~ 
desired, many di~~erent ampli~ier solutions can be 
obtained using parameter values selected ~rom a 
statistical ~requency distribution of the possible parameter 
,- - - - - - - - - - - - I ,- - - - - - - - - - - - -,. 
I +v " I 
I I SP l~)p~ 
Input I 
. 0--
'
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0 
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I 
I 
I 
I 0 I ~t _ 4, -I I 
I I P3 t I 
/0'"'1 I 7 I 
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(a) (b) 
) 
.< 
Input hi h2 
G 0 B 
1 loutpu2 h h Output 3 4 
, 
G(h1 ,h2! ,h3 ,h4,) hi =, h(P1 ,P2' •• ""pg) 
( cl) (c) 
Reduction Procedure 
Figure 1.5 
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values. Solving the network many times over using the 
I 
so-called Monte .... Carlo simulation results in an output value 
frequency distribu tion like the one shown in Figure 1 .. 6 .. 
It is assumed here that parameter value distributions are 
known and that the input signal frequency is fixed. The 
cross hatched areas in Figure 1.6 indicates the solution 
values outside the good output range. In other words, 
the combinations of parameter values which lead to 
solutions within the cross hatched area correspond to 
fault conditions •. Ten thousand diff~rent solutions might 
be required to obtain the distributtbn shown in Figure 
1.6.. To record the values of the parameters which give 
output values outside the good range would require 
f 
excessive computing storage.. BecaUse of the possible 
,I 
infini te number of combinations ofl parameter values which 
give output solutions outside the 'good range, for test 
information development it is necessary to limit this 
number. This is done by making the assumption that the 
parameter values change one-at-a-time .. 
The number of model parameter value combinations 
required to develop diagnostic information can be 
decreased in another way_ In Figure 1 .. 5 (c), a black 
box model with only four parameters h 1 ,h2 ,h3 and h4 is 
postulated .. This model can be developed from Figure 1.5 
(b) by computing the two-port equivalent of the network. 
The objective of this model transformation will be to 
reduce the number of solutions required in the diagnostic 
test and data development area (see Figure 1 .. 0) and to 
limit the number of parameters which are required for a 
particular diagnostic model. The total effect of 
assuming one-at-a-time variation and model simplification 
is to reduce the number of solutions which must be 
computed while at the same time obtaining a model which 
1 .32 
is input-o~#put eguivalent to the fine model. This is, 
Qf course, necessary and desirable nom the computer 
storage media standpoint. In most situations, it is 
po~sible to accurately compute the ranges of the hi from 
knowledge of the_Pi or perhaps predict the likely 
variations in h i ,h2 ,hl;l and h4 without the detailed 
analysis. In other cases, it may be necessary to estimate 
the values because the complexity of a more detailed 
model hinders accurate analysis or for reasons of 
engineering eJq?ediency. It is, of course, necessary to 
\ 
be able to evaluate the model selected to ascertain that 
it conforms input-?utput wise as predicted. Evaluation 
is a time consuming and sometimes difficult task. In some 
instances, an even more coarse model such as -shown in 
Figureln-~5(9-) may be sutficient.. In this model, there is a 
relationship to the detailed Drimitive electrical network 
elements Pi through' Pg~ But because the model is twice 
reduced, the relationshiD may be remote. However, if 
one .... at-a-time parameter changes are assumed, for Di 
through Dg , it is Dossible to compute a value for h 1 ,h2 , 
hs and h4 and subsequently for G. (G, may in fact, be 
just one of the hi.) In each model a change in parameter 
value is. due to a change in some physical feature in the 
netwo;t:'k at either the microscopic level or the macroscopic 
level or both. To generalise, as the model descriDtion 
gets finer, the relationship between a model parameter 
and a physical network Darameter becomes progressively 
clearer. 
In this investigation the clearest picture we obtain 
is the electrical ci raui t model representing resis tors 
..... ' -' 
as reSistance, capact~~~'s\as ea:r?~pitance, inductors as 
in~~ctance, sources (controlled and independent) as ideal 
sources and ~itallCe, capacitance and inductance. This 
mod.el has Drevious=L.Y been termed an isomorDh. Devices 
Number 
of 
Samples 
\Minimum 
Output, 
Value 
out~ut 
Ran¥e 
I 
I 
I 
I 
10,000 
Solutions 
Maximum 
Output 
Value 
Monte Carlo Solutions Showing Tolerance Spread 
Figure 1.6 
such as transistors and diodes will themselves be 
coarsely modelled as interconnections of these primitive 
electrical network elements. If the parameters in 'the 
network model are one-to-one with the physical netw;ork 
components." aecurate fault analysis at the primitive 
network elemen t level is possible.. For ,integrated 
Circuits, the network model development is complicated 
by the distributed nature of the physical network. 
N~vertheless, models can be produced which accurately 
represent input output performance of complex integrated 
circuit structures .. , We always assume that an accurate 
lumped parameter model can be formulated", However,' 
beDaUBe the integrated circuit is probably the throw";' 
away package, an homomorphic diagnostic model is 
. f30\1l1€l:tin1€lB jus tifi ed.. Such a justi fica ti Gn must be :rounded 
on the type of integrated circuit, and the ultimate 
a]?plication ef the cir<m..it and the model,. 
1 ",6 ",1" Effect of F!3.ul t Policy on Model Development· 
The fault policy is a key factor in determining the 
form of the diagnostic model~ If the model must simulate 
a variety of fault conditions and if the effect of the 
fault on the output is marginal or difficult to predict, 
an isomorphic model will be required. Again, if the 
faults have a predictable effect on the output and if the 
effect is manifested simply, then the model for this 
situation can be correspondingly ,~implified. 
In hybrid systems disoussed here, two types of 
faults are assumed to prevail; these are the catastro~hic 
and the degradati on.. In analogue network.s~ a catastrophic 
fault can be regarded as a case of e~t;J?em~ (legradation .. 
" M,Qdel s whi ch can simulate degradati cm'(faul t,s can usually 
,~~'}.;" . 'l; , .-
be used to simulate catastrophic faul tE(;~ <"Digi tal ' 
netwoJ:'lksy are non-linear and tend to be relatively 
insensitive to degradation, faults. Consequently, they 
can be modelled by elements with catastrophic failure 
simulation modes only. 
Perhaps the most difficult decision to make in 
specifying a fault policy is that of deciding how likely 
certain faults are and where faults will occur.· The 
likeliness ~' .. -' of a fault, its time of occurence, and its 
rate of change once it starts are usually assumed random. 
An expedient and usually reasonable assumption is that 
all faults occur one-at~a-time. This one fault assumption 
- (7 40\ is desirable and is valid for digital networks /28). It 
is less reasonable for analogue networks but leads to 
tractable Jllmethods which produce data which is useful in 
many cases. Actually, the one fault assumption is not 
really a limitation of the model.. A detailed model has 
the capal:!iility of simulating almost any combination of 
fatD. t conditions. This assumption is invoked to limit 
the number of solutions hence, quanti ty of data reQuired 
for TDD .. 
The ~estion of where faults will occur is as 
difficult to answer as when we have restricted the sources 
of faults in discussions in Chapters 2,3 and 4 to the 
component component body. In other wordS, terminals and 
conductors are assumed perfect. 
It was mentioned in Chapter 0 that terminal, 
interconnecting conductor, or structural change faults 
can be easily treated by modelling. We will not deal 
I 
specifically with them here other than to note how they 
might :possibly be modelled.. Figure 1 .. 7 illustrates the 
method. In Figure 1.7 (a) a perfect terminal with three 
outgoing conductors labelled 1 ,2 and 3 is shown in the 
2 
Perfect Terminal Perfect Conductor 
I 
I 
I 
\ 
I 
\ 
/ 
, 
/ 
I 
/ 
,. Perfect 
Terminal 
Faulty Terminal 
(a) Faulty Conductor (b) 
0--0 
0--0 
Perfect Structure 
Faulty Structure 
(c) 
Fault Representations for Terminals, Conductors and Structure 
Figure 1 .7 
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top illustration. In the oottom illustration, a model 
for representing the faulty terminal is shown. Resistance 
values R1 ,R2 and R3 are inserted~ Under good conditions 
R1 :::::: R2 =: R3 =: 0. A faul t might lead to a model condi ti on 
R1 = R2 :::::: 0, R3 :::::: oo~ This set of values would simulate an 
open circuit (e.g. cold solder joint or cracked terminal) 
condition for conductor 3. Intermediate values of R3 would 
indio ate a degraded condi tion.. The interpl'eta tion for 
Figu:r>e 1.7 (0) is immediate. The perfect conductor has 
R .:::: 0.. A degraded conduc to:r> corresponds to 0< R < 00, and 
an open ciroui t oondi ti on is R =: 00" These values are of 
course idealJ realistic values can be used if they are 
availaole. Figure 1. 7(c) shows a representation for one 
structural fault. The faulty structure is equivalent to 
the perfect structure when R = 00. The structural fauLt 
might be due to a lessening in circuitboard resistance, 
a decrease in subsstrata resistance etc. It is easy to 
~magine the complexity that can be built up from a fairly 
simple ci:r>cuit model if terminal, conductor and structural 
faul tf3 are simulated .. 
1.6" When is a Failure a Faul t? 
In the elementary example illust:r>ated in Figures 1.3 
and 1.4, it was shown that a fault in a network component 
may affect the network output Value(s) for only some of 
the inputs. There ~~e two important interpretations of 
this condi tien.. One interpretation is a condi tion where 
output si gnal value's are identical for ~. of the input 
signal combinatio:p.s, independen~ of whether the network 
is good or contains a certain fault. Fo:r> example, in 
Figure 1 .. 4,' inputs (0,1) and (0,5) give output ° both 
for the good (y) network and for the fault a; other cases 
of identical input-output pairs for different ~p I? J can 
. 1 2 
be obs:e:rved¢' This tY:Qe of "not always out:Qut observable" 
f?ult is tY:Qically found in combinational and sequential 
networks" The second class of "not out:Qut observable" 
faults can exist in frequency de:Qendent networks whose 
in:Qut signal frequency is too low or too high to excite 
a :Qarticular mode a In this case a com:Qonent :Qarameter 
value change which is dominant in determining only one. 
of the modes may not be sensed at the out:Qut if the in:Qut 
sighal frequency is too high or too low~ 
Another :Qossibility which can occur in analogue and 
interface networks should be menti oned. Because 
equi:Qment is designed with signal value tolerance limits 
s:Qecified, a dri ft in the :Qararne ter value ,.~pf one of the 
ne.twork com:Qonents may not cause any output values 
outside the tolerance limits~ Oonsequently, a :Qarameter 
value outside its s:Qecified tolerance limits will not 
always cause the output signal(s) to deviate from 
allowable limits. The worst case design :Qhiloso:Qhy is 
often a:Q:Qlied to design networks which can tolerate 
com:Qonent :Qarameter value drift( 63 )~ 
1~6,~ Diagnostic Modelling Procedures 
To develop a regime of diagnostic models for a 
particular equipmen t, da ta on ];ik~::by:~.nQ:rnlldhefi t: fai lure 
rates, modes of eq-qi:Qment failure, parameter value drift 
and environmental conditions must be com:Qiled~ This 
information, used in :Qrescribing a meaningful fault 
simula tion :Qolicy, also sha:Qes the diagno sti c model .. 
It is, however, not the only im:Qortant information. 
The diagnostic model builder must be cognizant of such 
factoJ:>s as equi:Qment com:Qlexity, ultimate o:Qerating 
environment qf the equi:Qment~ and costs associated with 
developing diagnostic in~ormation and applying it to 
equipment checkout. These ~actors in~luence the 
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decision which speci~ies at what.level(s) ~ault detection 
and/or isolation within the system should be~ The level 
stipulated, be it major sub-system, sUb-system network, 
network ~unctional element or functional element 
component or a combination will lead to a requirement ~or 
di~~erent models. Subsequently, the model or models 
suitable ~or the level(s) must be developed. This level 
selection can best be done by partitioning the equipment 
into units as shown. schematically in Figure 1.8 and by 
subsequently developing models ~or the units$ 
L~~nd 
A - Analogue Equipment 
C - Combination al E"quipm:ent 
S - Sequential Equipment 
Inter~ace equipment shown 
as a combination: AS, AC, 
SC, Dr ACS 
Schematic o~ Equipment Partitioning 
Figure 1.8 
We will imagine that equipment levels or partitions and 
their corresponding models can be identi~ied. 
Figure 1~9 presents a breakdown showing relationships 
between levels, of diagnostic models~ Models correspond 
to equipment partitions& The most complex is the 
system model, the least complex is the primitive 
electrical network element (PENE)., The top o~ the 
diagram in Figure 1 ®9 shows how PENE can be used to 
synthesize models o~ linear and non-linear electrical 
functional elements (LENEF) or to model the network 
ANALOGUE 
i ,I 
ISOMORPH 
PENE LENEF 
FUNCTIONAL 
HOMOMORPH ELEMENT 
NETWORK 
COMBINATIon 
~AL 
SYSTEM 
MODEL 
SEQUENTIAL 
Diagnostic Model Diagram 
Demonstrating Hierachical Relationship 
Figure 1 .9 
INTERFACE 
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directly. The resulting LENEF and NETWORK are isomorphic 
models. The detailed electrical relationship o~ the 
LENEF can be reduced as shown in the top right by 
trans~orming the LENEF into a homomorphic ~nctional 
element (FE) by reducing the speci~ic relationships 
between the LENEF OU4Quts and the parameter values o~ the 
PENE o~ which it is composed. The FE will usually have 
~ewer parameters. The less complex FE can subsequently 
be incorporated into the network which will be a 
homomorphic model in this case. Networks o~ the analogue, 
combinational, .sequential and inter~ace Variety are 
interconnected (i~ required) to ~orm the system model", 
1 ~6 ~~.,.fICD PENE and LENEF Modelling 
, 
A variety o~'S.ystem c'omponent models and model (47!, ) (148 ) graphics exis t . 14.5 ~ The block di agram , the signal 
.p h(29) t· 't· (118) 
,.I.low grap '. and, eqt(;ivalen ClrCUl dlagrams 
being widely used in 'representing both structural and 
functional ~eatures of a system", 
We require that the diagnostic models be ~unctional 
I 
representations o~ the equipment in the sense that they 
provide an unambiguous description o~ the throughput 
(voltage or current) signal trans~ormations at all 
computable terminals in the model. These terminals 
should correspond to measurable terminals in the 
equiprr1en t. In other words t ~or given inputs the 
computed model output signals must be identical to those 
that the equipment would generate when stimulated with 
the corresponding physical input signals. 
Figure 1 ~10 shows the general ~orm o~ a basic 
primi t'ii,y)e electrical network element.. It consists o~ 
- , 
INPUT SIGNAL + IPj/I OUTPUT SIGNAL 11,or---------1~ ----0'\\ .,. 
Input THROUGH SIGNAL Output 
Terminal Terminal 
Basic P;ENE Model 
Figure. 1.,0 
an input termi~al,an input signal, an output terminal, 
an output signal, a through signal, a parameter Pj 
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and an operation llj ~or ucombiningtl signals and the 
parameter* The input and output signals are potentials, 
which appear on the input and output terminals~ The 
through signal is c~rrent* The terminals and conductors 
leading into and out of the block in Figure 1~10 are 
assumed perfecta The arrow shows the assumed direction 
for current and the plus symbol indicates that the 
(input) terminal is assumed to be at a higher potential 
than the output terminal .. 
/ * . A parameter t afflxed to the PENE ana written p., 
. J 
operates on a signal or a combination of two of th~ 
signals4 The symbol ll. implicitly denotes the PENE 
J 
, *:. On occasions, tti s will be interpreted as a set of 
:,parameters or a s~t of Earameter values which will 
written ~p} or ~Pi}~ it parameter at kth value. 
be 
Primi~ive Electrical Network Elemehts 
- - - ~ 
~ .-.--~-~, 
No. Schematic Symbol .• Name of PENE ! I Remarks and 
: I Interpretation 
! 
! 
, 
1 0 :, Terminal I None 
I 
I None 
, 
Vi + . "0 U-z I 2 0 0 Short Circuit '~=-\r, 
I I -.-~ ! l, 
3 v; + "'", lrl. Ollen Circuit I None 0 0 t.: = 0 I' 
-","-p. I L ! 
4 v;-t- "0 \r,. Resistance I Ou tpu t voltage 
0 "v 0 \,r"4 =- V; - 'P.. i minus Po operating 
. ~-,.. ! on current . i L. I 
5 Capacitance I Output voltage is 
-':>0 t I V; Ir;l., \/' ... : v, - '17,J t'dt !inpu t voltage min;.1s· + !( 0 0 I Po operating on 0 
-L-I>- I in te gral of CU"()Y'e''''' to 
6. 
"Po Inductance I Output voltage is V"', V'1, 
. '\'" 
\J: - v: - "" eli input voltage ~inus 0 m 0 'A - I co- l po operating on ~er---,-" dt.: 
l. ivative of cUY're~~ 
7 '"Po Vol tage Source 1 Output voltage is V;+ V'2 e input voltage mil1lJ..S " . 0 0 V"'l.. ;;:. V; - 'po ~O) 
• £p Po is source val-e.e, l~ 
l. o~ L ~ 00 may be a set o f -0 c:.c-~ a::E; ~8I' 2, '" 
.(3 
, Current Source I Dotted lines indica~e 
'-Pu • ~ short circuit aro~nd ~__ ,t>; current source V[:'1en r~o~ " . " l. = 'po "in circuit". :Po lS 1 , ~-cf'----: o!:v-~!:"'" /value of currenu gener-.... 
-r a ted by current source .. "-
. - ... 
-
--. -~-~~...---~.~.~-
. 
i 
9 • 'j Controlled V":l, "" v-\ - v-'Po VI and i' values I "". V"Po;LP" are I 
+ ~~ Voltage Source ./ from another PE:N-:E • \1''3, ;; V; - I. "Po 0---1--
a) Voltage 
. 
\llo Controlled 
. b) Current -I- ,. Controlled 
, 
I' 
,0 ' , Controlled Vi and it values . if. v"Po ; (. Po .. are _. 
/ ~~ , Current Source from another PENE. , r> : " a) Voltage I lr:< ~ Ir, - (;-' 'P. l_d ___ J , Controlled 0 -.- b) Current . ~ (..0>" ... :: 1)", - ~ 'P., I Controlled I 
~, Ideal ,Diode V'"'j,:: 'Po v-; \/''1. :; V, - 1'" L ::2t t"Q -). () t ol• "">/I.7~ .. , 
\]j+ t>o \)"..". \.1"" :: \/".; L ~ () ~igure 101} IJ"?, ::. 7 => ) c ~ «,) ~o: \.i, .;. \,'"':.:., 0- ~I '--0 • (., V"a, >' Vi ; l. t- 0 
--:---to> I I 
operation o~ ma.pping;: the nliture of' wlJ\.ich is def'ined 
by the physicaQ law associa ted with the j th element .. 
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The value of' any signal can be determined knowing 
the explicitf'orm of' llj' the value of' Pj and the values 
of two of the signals if' the PENE is memoryless.. If it 
possesses memory, then'the signal value will depend on 
n j , Pi and present and past values of the other two 
signals., 
Inte~connections of PENE can be made only at terminals. 
The resulting interconnection, termed a complex, may f'orm 
a LENEF, an FE or a network.. The distinction between 
these is sometimes simply Qne of' definittion. A complex 
is a network if there is at least one closed path. 
The ope~ation or mapping nj perf'ormed by the PENE 
is assumed to be perfect. To represent a variation in 
the characteristics of the PENE mean's to 'change the 
value of' Pjl>' Consequently, the f'ault policy must be 
stipulated to determine permissible values f'or Pj'" 
Figure 1 .. 11 lists important PENEshowing the 
schematic symbol, name and law governing the relation 
between signals and :parameters* All signal and, :Qarameter 
values come f'rom the set of' real numbers, R * 1> The 
relationship between the :parameter value Po and a 
malfunction in the PENE requires s:pecial interpretation 
de:pending on the fault simulation policy adopted.. It 
is important to em:phasiize that :parameter values do not 
depend on signal ~alues. They are selectable and may 
be set to any value, 0 ~ l?o ~ OO*, In some cases, a 
combination of degradation and/or catastrophic cIianges 
in the com:ponen t paI'arrreter value are to be simulated .. · 
In many fault studies, it is commonly assumed that a 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
C1 
~c~ 
+ R R' + 1. 1 
Inpu t 
~r2 
O~--------~-----------O 
N0rmalModel (a) PENE ~iagnostic Model (b) 
Condi tion 
Simulated Parameter Value Se·ttings to Realize 
-
POi P02 P03 P04 P 05 l! 06 
, Normal C R1 R' R2 C 1 1 2 
Degradation C! VAR R1 Rl R2 C2 
Gpen ci-rcUl t C 1 0 1 R1 R~ R2 C2 
Short cirouit C1 0 1 R1 R' 1 R2 C2 
Full H~ G:t;- 9~po'-.{ec R' 1 R~k C 2 
Full R; °1 R1 o~ 1:'0"'.0' R2 C2 
'FulJ EIt:~' .' C1 R1 H' 1. O~~.5QO C2 
D~ graa.ation~,d'2 C1 R1 R!t, R2 VAR 
Open circui t C2 C:1 R1 R' 1 R2 C2 
Shtprt c~rcuitCQ. C' 
. 1 R1 R' 1 R2 C2 
(c) 
Bridged-T, RC Network Fanl t Simulation 
Figure 1 .12 
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<.!atastrophic failure will result in open circuit or short 
circuit. behaviour by the element. In this case, it is 
usuaLto use a series arrangemen t of the PENE and a 
resistance PENE~' I:q: Figure 1.11, a short circuit and open 
circui tare listeci'as PENE. Theste can be considered as 
, 
degenerate cases of the resistance element with 
Po = 0 => short ci rcuit and Po = 00 :::;;:. open circui t. 
(=> mea,ns 'implies'). 
,For each of 'the PENE in Figure 1 .11, the law 
governing the elemeni:"".signal processing is invariant. 
, .::,;(c,.' 
,However, the Po may be set to values which simulate fault 
condi tions stipulated by the faul t simulation policy. In 
some case.s, as we shall demonstrate in the following 
example, a combination of PENEmay be required to simUlate 
different faults. 
Exam:Ql~: This example illustrates the method for 
qeveloping ~ network model which can be used to simulate 
a certain set of faults. The$e faults are commonly 
observed. in netwo1'ks such as' the bridged"':T:.,RC network 
shown in Fi gure 1.1 28 The normal model i,s shown in 
,Figure 1.12 (a) and the PENE diag:p.ostic model is given 
in Figure 1.12 (b). It is the same as the normal model 
except for PENE deSignated p ,p JP and p • They 
06 07·08 09 
have been incorporated to simUlate the short circui t and 
open circuit catastrophic faults in C:1. and C2 • The table 
in Figure 1.12 (c) is a listing of parameter value settings 
for a particular fault simUlation policy. It is compiled 
on the assumption that both catastrophic and degradation 
faul ts are to be simulated. The first row shows the 
normal settings. PO:1. through P05 are selected as being· 
I ~ ," . 
C:1. ,R:1. ,R~ ,R2 and C2 • Some synthesis methods will :s:p~:oiJfW 
exact values for these R's and C's but because of 
inherent manufacturing imperfections there will always 
be a rinite range or values. In high quality resistors 
it might be ~.5% and in capacitors ±1%. It is usually 
assumed that degradation raul ts cause parameter values to 
drirt out side me se limi ts. In the 'case or the physical 
network, whether or not the input-output response fUnction 
goes out or specirication is more dirricult to answer. 
Tests will give inrormation which aid in answering this 
question. 
Consider the requirements ror simulating a capacitor 
parameter value degradation. We will use C1 in Figure 
1.12 (a) to illustrate the approach. The value or POi 
(see Figure 1 .12 (b)) will be variable and all other 
parameter values will be normal. For a given input and 
the rault simulation policy decided, the output ror the 
network representation in Figure 1.12 (b) can be computed 
ror a range or settings or POi corresponding to the VAR 
degraded values or C1 • The conditions in rows 3 and 4 are 
used to simulate a catastrophic rault on C1~ PO? ~ 00 
simulates the open circuit rault and P06 = 0 simula~es the 
short Circuit rault, with all other p . set to the normal 
oJ 
value. 
A short circuit, degradation or open circuit rault 
in the resistors can be simulated by varying the resistance 
parameter or the PENE. For example, row 5 shows that all 
values ror R1 can be simulated by varying p • Allor the 
02 
other postulated rault conditions can be observed as the 
conditions speciried by the rows in the Tabfe in Figure 
1.12 (c). 
rrhis example has illus tra ted the modelling procedure 
required to develop a diagnos tic network model or LENEF 
using PENE interconnections. One point about the PENE 
listed in the table in Figure 1.11 should be reiterated. 
It concerns the voltage and current sources. They are 
shown as having an indellendent llarameter llo which 
determines the voltage. In llractice, sources may have 
several llarameterse For examllle a sinusoidal generator 
may have a llarameter for magnitude, frequency and llhase. 
In this case, llo should be considered as a set of 
llarameter values, one sllecifying the value of magnitude, 
one sllecifying the frequency and a third sllecifying the 
llhase .. 
Using PENE and time domain network analysis techniques, 
detailed inllut-outllut llerformance for a given element 
configuration and various fault conditions can be comlluted. 
A llarticular organization is called an LENEFG An LENEF 
or FE may have m inllut terminals and one observable OUtllut 
terminal $ We use observable to stress that the remaining 
internal terminals are regarded as "not available for 
observa ti on" " 
At any time t, given the values of the inllut signals, 
theoutllut signals of a memoryless FE are determined by 
the transfer llrollerties of the functional element.. A 
FE may be a linear, non-linear, memory or memoryless 
comlllex or network comllosed of PENE whose outllut dellends on 
the internal electrical circuiting formed by PENE and on 
all inlluts llast and llresent~ However~ from an external view-
lloint, the relationshill between inllut and outllut variables 
is all that matters .. 
It is well known that some of the basic building blocks 
in analogue comlluters and in digital comlluters llerform 
algebraic ollerations or functional transformations on the 
inputs to give an OUtllUte Following others, we note 
the importance of the isomorllhism between some of 
., 
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the FE interconnections and group algebra. 
Specifi cally, it is desirable to retain the real number 
algebraic properties for linear systems. For the non-
linear case, one useful set of FE corresponds to a set 
of electrical elements (gates) which realize a Boolean 
two level algebra. Two level gates which perform Boolean 
algebraic addition, multiplication and inversion in the 
set iO,1 ~ are important in most computing systems. 
Figure 1013 shows an incowplete but representative 
set of FE which can be useid to model a system. Our 
intention is to show how these can be interpreted to 
simulate fault conditions. Before proceeding we list' 
several FE and FE interconnection properties that we are 
assum~ng. 
1. All systems can be modelled by series parallel 
interconnections of confluent (multiple input, 
$ingle output) FE. In other words, a functional 
,; 
element can have m inputs but only one output. 
Consequently an n output, m input partitioning 
must be modelled by at least n functional elements, 
each of which may have up to m inputs. 
a. The Signals applied to a functional element must 
be compat~ble. We will arbitrarily assume that 
all FE have infinite input impedance and infinite 
ou tpu t admi ttanc e. Appending PENE to the 
terminals wi 11 adjust this cond i ti on to gi ve a 
non-ideal,realistic simUlation of conditions. 
3. We again mention that all signals are treated 
* as time dependent and belong to R • 
ADDITION 
MAPPING 
ALGEBRAIQ 
y(t) =u(t -1) 
U~~y 
DELAY 
TIME DEPENDENT 
y = Ju dt+ Yo 
U~&y 
INTEGRATION 
du 
u 01---11 *-y 
DIFFERENTIATION 
MAPPING 
TRANSFORMATION 
[
1 U1~ U2 
Y = 0 otherwise 
~~ Gt--- y 
COMPARATOR 
uo-{- ~y 
INVERSf[ON 
Y =Ku 
U~K~y 
SCALAR 
y = Gu 0--1 ±G I~ 
G~1 
AMPLIFIER 
SCALING 
n y=u 
U~ nf-oy 
POWER 
NON-LINEAR 
Basic Functional Elements 
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Examples I Fault Simulation Using FE 
We will give two examples of fault represention in 
the FE. The pr0cedure is to (a) model the FE using PENE 
and obtain input output behaviour, (b) reduce t,henumbe:f> of 
parameters required to represent FE behaviour for both 
good operation and faulty operation, and (c) verify that 
the FE mbdel is correct. 
Example :1 
A summing circui t shown in Figure 1 .14 illustrates 
the FE, its LENEF model, and the reduced parameter FE. 
Starting with the ideal FE in Figure 1.14 (a), the next 
step is to develop the LENEF shawn in Figure 1.14 (b). 
Note that two amplifiers of gain - Ai and - A2 are 
included in this representation. Their complexity is 
great but variation in their gain can be simulated as 
changes in the p .• Consequently, in this model, Ai 
01 
and A2 are assumed to be constant. B:\r/ using only 
resistive PENE in the model, we are assuming of course 
that u i and u 2 are changing slowly wi th respect to time. 
Otherwise, capac,itive and induc tive PENE would be 
required to model effects. Finally, the reduced parameter 
FE in Figure 1 .14 (c) can be used to simulate output 
symptoms shown inFi gure 1 .15. 
Output LENEF CONDITIONS Reduced Parameter Symptom FE CONDITIONS 
Good POi=P02=POS;POi=P05 Pl=P2=1 
.Y>U i +U 2 POi or P02<POS Pi =P2>1 
PO~<P05 
y<U i +U2 POi or Po 2>P 0 S Pi =P2 <1 
POl,>POB 
i I y=O,u i or u2 >O pos=Cil, P04= 00 P.i =P2=O . 
p05=6 - . . -
~ .. 
Output Symp tom versus Parameter' -Settings· :furF~gUr,~: r.j:,4 
Figure 1.112; 
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Example .2 
A type of comparator whose FE, schematic is shown in 
Figure 1.16(a) has the L~NEF model in Figure 1.16 (b). A 
detailed analysis using the fault simulation of PENE would 
give the behaviour of the comparator. In cases where such 
a lengthy analysis~not warranted, a model can be 
postulated having a reduced number of parameters. Using 
the reduced parameter FE shown in Figure 1.16 (c), 
different faults can be simulated. For example, the good 
FE is modelled (Figure 1.16 (a)) when P:l. = P2 = 1 and 
Ps = O. A permanent output, v, is given by Ps = v, 
P:l. = P2 = 0 which is independent of the inputs. Other 
conditions can be simulated by selecting suitable values 
of p ,P and p • 
:I. 2 S 
1 .6.4 Remarks on Modelling 
Two useful network element di agnostic 'IU8d1.e1:s have 
been presented which can be interconnected to form net-
work models. The built-in parameter variability make s 
these models useful for Simulating fault characteristics. 
The networks and the models from which they are derived 
constitute diagnostic models. The classes of networks 
which are modelled for diagn8stic studies will be analogue, 
combinational, sequential and interface. The networks 
are selected by an egpipment partitioning which subdivides 
the equipment into the four main classes. For diagnostic 
modelling, it may be desirable to further subdi vlde the 
classes until a network of manageable proportions is 
obtained. A manageable network size is one for which a 
diagnostic model can be synthesized and solved. But 
consideration must Simultaneously be given to factors 
such as fault simulation policy, objectives of 
dia'gnostic studies and whether the analysis will be done 
., 
FE 
( a) 
I' - :- - _-----...&..-.....--...,- - - --, 
I I 
11 I I 
~ I 
I 
I 
I p 
I 06 
I 
u 2 I 
I 
----- --- - --- - -:-- ---
Reduced Parameter FE 
'(c) 
! 
PENE-LENEF-FE 
Reduction ~or NonLinear Network 
Figure 1 .16 
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using hand analysis methcx:ls, com:puter , methods or a 
combinC).tion. The larger the network, the greater will be 
the necessity to a:p:ply com:puter methods. 
In the next section, the area of tests and test 
develo:pment is introduced. The treatment is general 
enough-to be a:p:plied to different classes of system 
equi:pmen t. Test.s that are a:p:plied to an equi:pmen t can be 
develo:ped a :priori using diagnostic models of the :parti'cular 
system class. The test develo:pment considers real system 
constraints on thety:pes of faults and their relative 
frequency of occurrence, on availability of terminals for 
measurement and stimulation, and on :policies concerning 
allowed forms of in:put signalso Accordingly, limitations 
which we im:pose in Oha:pters 2,3 and 4 on develo:ping 
diagnostic information de:pend on the system class, 
inherent constraints im:posed by the equipment function 
and configuration, and by the objectives of the test •. In 
the following section we have endeavoured to :present a 
general treatment of TTS, TMS and OTPwhich can be 
ada:pted to TDD for /il,-~ilVen system and TOD. 
1 .7 TESTS 
, 
1 .7.0 Introduction and Defini tions-
A test ®. is the a:p:plication of an in:put signal, 
- 1. 
observation of the resul ting out:put sig11al, and a 
subsequent decision. A test includes the s:pecification 
of terminals, inde:pendent signals and :parameter values if 
the test is a :priori. A test a priori is the s:pecifi~ 
cation of an in:put signal function or functions for a 
diagnostic model, M, comllutation of the corres:ponding 
out:put signal function or sequence and a decision which 
classifies the model into' one of several categories. 
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Categories to which the model may ae assigned are: good 
possibly good, faulty or the model has parameter settings 
given by pk e A test a posteriori is the application of 
a known input signal or signals to an equipment, E, or 
an equipment partition, ~easurement_of the corresponding 
output signal and a decision which assigns the equipment 
to one of the classes~ good, possibly good, faulty or 
faul t type fiG 
A test is fundamental to diagnostic studies. It 
provides information for developing diagnostic testing 
methods and for making diagnostic test decisions. A 
test decision (TD) is a statement about the test data 
which classifies the data into one of several TD 
. 
categoriese ~ests and testing methods are developed 
a priori using diagnostic models and applied a posteriori 
to equipment. Test data is the model input-par>ameter .... output 
information and the measured ~9.1,lipment input-out 
informatione It includes procedural information which is 
deVelo:ped a priori and applied a posteriori: 
Figure 1617 shows the overall testing problem. Each 
alock represents a diagnostic test activity or decision. 
The a priori TTS, T:DD, TMS, and OTP functions in 
Figure 1 eO can be studied using the SELECT SUITABLE 
DIAGNOSTIC MODEL, SELECT TEST TYPE and SOLVE MODEL blocks. 
The STORE RESULTS block is distinguished in Figure 1.17 
by a dotted connecting line labelled Transfer. This 
illustrates the presence of an informatic:m link between the 
a priori and a posteriori functions. The procedural 
links are not shown but will be described later in this 
section. The complexity of the a posteriori testing 
and decision making can be observed in the blocks 
directly beneath the a priori blocks. The reader 
should follow through the diagram as it will clarify 
the individual functions and decision blocks when they 
A 
P 
R 
I 
o 
R 
I 
:REVISE: 
DESCRIP 
F EQUIPMEN 
PARTITION 
,- - - - - - - - - - - - - - -.- - - - - - - -, 
I I 
SELECT-l 
-----1M TEST 
TYPE 
SOLVE 
MODEL· 
STORE 
RESULTS· 
l--_al),1) Inputs 
2) Pararreters 
(3) Outputs L-_____________________ ~ ______ __ 
,-~-,--~.-.-,--. _. ---- - --I I 
I 
AI 
PI 
o 
SI 
T 
EI 
RI 
I 
0 1 
RI 
I 
TESTING 
~---41101 APPLY TEST 
(to equip-
ment) 
TEST 
IFFY 
MEASURE 
OUTPUT 
" ----_ ......... _-------- ~.---
DETECTION 
NO 
DATA FILE 
SELECTOR 
SWITCH 
EQUIPMENT 
GOOD 
Combining a Priori and A Posteriori Diagnosis 
Figure 1 .17 
arise in subsequent discussion. A good starting 
point is the START TESTING block. We can assume that 
the data file selector swi tch is on posi ti on 1 (000']) 
to start with and that a test procedure developed 
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a priori is applied to the equipment. The measured 
output for the given procedure is compared with the model 
output datae If the·two results are equal and the test 
is conclusive, the equipment is judged good. If the test 
is inconclusive (IFFY), a second test must be applied. 
If a test contains a single input-output combination or 
sequence, the testis simple. Ii' the test applies two 
or more input signal combinations or sequences, the test 
is termed compound. If any test gives an unequal (J) 
result, (see COMPARE), the top loop is activated and the 
FAULT DETECTION or FAULT ISOLATION procedure is invoked. 
The fault isolation procedure is a sequential decision 
process. 
In this section, test type specification TTS (see 
Figure 1.0) is eXplained in relation to a priori and 
a posteriori test and test development. It will become 
clear that TDD, TMS and OTP are related to and dependent 
on TTS. A fundamental aspect of a test or any testing 
procedure is the test decision, TD. (Sometimes we will 
use diagnostic decision to refer to a more comprehensive 
decision process.) Test type specification and 
subsequent test decisi ons establish the i'nterdependence 
of the a priori and a posteriori diagnosis. In so doing, 
they establish the cohesiveness between different 
aspects discussed lbt::Ehimwo:rJ;k,,, An understanding of the 
interdependen t can be best obtained by a) establishing an 
interpretation for a test which has relevance both for 
the model and equipment, b) hy contrasting the roles of 
a priori and a posteriori tests in the test type 
specification and test decision process and c) by 
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specifying a test type definition which satisfies a) 
(above) and which can be used for analogue, combinational, 
sequential and interface networks. Notation will be 
established fQllowing the introductory remarks on test 
type specification. 
1 II! 7 ~ 1 Test Type Specification 
The differences between an a priori and a posteriori 
test can be loosely described as the difference between 
development and application. The flexibility of the 
diagnostic model in Simulating fault conditions is 
'" essential. Simulation makes possible a preview of the 
equipment fault behaviour whi~h cannot be otherwise 
obtained. 
It is helpful to think of a priori stUdies as the 
computation of types and locations of signal applications 
which produce out~ut Signal information for detecting and 
isolating faults. A priori studies give information that 
is effective and optimal. The information is effective 
if it will detect and/or isolate all postulated faults 
and is optimal if the cost is minimal. Some important 
costing factors are the following: 
1. Time for completing a test 
2. Oost of test equipment required to obtain test 
informati on 
3. Oonfidence in t~st results 
4. Level of skill required (manpower) 
5. Sparing policy for test 
6. Test-points required 
7. Failures initiated by tests 
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Any comprehensive testability measure developed a priori 
must take into account the above factors. 
Definition: (
:iA 1.\ 
Testability 1.4? is the ratio of failures 
which can be detected by a given technique to the 
* total possible failures. This can be written 
., Detectable Failures 
Testablllty = Possible Failures 
Most testability definitions assume single component 
failures which may.be either catastrophic or of the drift (1 :t;lD) 
type. Some work has been done by Poage on multiple 
component failures in combinational digital networks and 
by Seshu (1.2~ and by Levadi (81) in analogue networks but no 
applications of these techniques to large systems have 
been reported in the literature. 
The general a posteriori test type olassification 
that will be used in this work is shown in Figure 1.18. 
Test Type Used For 
Ocrmbinational (Fixed) "Fault Detection 
Sequential (Serial) Fault Detection 
. Faul t Isolation 
Adaptive Fault Detection 
Fault Isolation 
, 
J.tI:1r,e,~Ltc T:v;p~ 
F:C~re 1 ,,18 
This classification does not indicate the test type 
selection capability inherent in a priori diagnosis. 
The flexibility of test specification a priori is 
contrasted with the "inflexibility" a posteriori in 
* . Thls definition can be written for isolation by 
substituting the word 'isolatable' (isolable) for 
detectable. 
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Figure 1.19 (a). Arrows pointing into a block indicate 
that this entity maybe selected. These are "free-will 
variables'~ Arrows will ch point out of a block indicate 
that the quantity assoqiated with the arroW is specified 
or dependent in Some way on other controlled quantities. 
The se are '!non free-will varia bles'[~ The primary 
differences between the two test type specifications have 
beeripreviously stated as the difference between 
development and application. Other differences 
accentuated by the blocks in Figure 1.19 (a) are parameter 
setting / faul t occurrence, and output signals (computed) / 
output signals (measured). Corres'ponding quanti ties are 
listed in the table in Figure 1.19 (b). Some notation is 
introduced now which will be applied in subsequent 
di scussion. 
We denote the 'vector of input signals by :9-., the 
vector of output si g:q.al s by y.. and subscripts on u and y, 
u i and Yj will represent the vector components. Input 
and output signals are assumed to be continuous fUnctions 
of cont inuous or dis crete time and perhap s addi tional 
variables or parameters. Values of the input will be 
superscripted; hence u~ 8 U is the kth value of the i th 
1 
component of the input vectorQ. U is the domain of 
input sirrral values. ~i may be the value of the kth 
element of a sequence o~ it may simply be the value of 
* ui (t), t = a where a 8 R. The output signal vector 
fUnction written Y..(*) is used to denote the dependence 
of Y.. on one or more arguments which may themselves be 
fUnctions of other variables. The value of the jth 
output wi 11 be wri tten y~ 8 Y where here again y~ may be 
J J 
the value of a the kth element of a sequence or it may 
denote the value of y.(*) for a particular argument or 
arguments (plugged in~. Y is the set of output signal 
values e 
(a) 
(b) 
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The interpretation that we give here to parameters is 
that they are variables or "quasi functions tf whose value 
for any time t or time interval [t - to] can be selected. 
In the real world, faults will occur in the equipment for 
reasons mentioned in Section 0.4 of Chapter O. Knowledge 
of how the faults may occur physically guides the 
development of the diagnostic model by supplying infor-
mation for formulating the fault policy. The fault 
simulation policy dictates the values to which the 
parameters must be set to simulate the equipment fault 
condition, f.. In a :eerfect diagnostic model, the model 
l 
output for a set of parameters, pk will be the same as 
the equipment output with fault fie In this case 
pk => f.. We will sometimes denote the parameter set tP3 
l 
rather than P and the parameter value domain is denoted 
by IT. A particular parameter is denoted by Pi and its 
value by p~ 8 IT where again IT is the range or domain of 
l 
parameter values. A particular set of parameter values 
. . kk k k k * 
wlll also be wrltten tP ,p , ••• ,p., ••• ,p 3 = p • 
1 2 J n 
To differentiate between ideal, assigned, measured, 
computed and estimated variable values or functions in 
Figure 1 e19(b) and elsewhere, we use the following over-
symbols: 
* 
n is the ideal assigned or designated quantity 
A is the estimate of a quantity 
is the measured value or values 
no symbol denotes a computed value or set of values. 
The reader is cautioned that we will deviate from this 
notation in Chapter 2. 
Now, returning to Figure 1 .19(b), we can write 
( k . iL = x.. u,P ,t) M ,M 
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1 .1 
as the Model output for a given set of input terminals, 
input signals £ applied to the terminals, output terminals 
equal to the dimensions of x., and parameter settings pk. 
Similarly 
1 .2 
is the corresponding a posteriori measured}quipment 
output. Equations 1.1 and 1 .2 llrovide the data on whtch 
a test dectsion can be made, 
1 ,7.1 .. 0 A Priori Test Type Specification 
The a priori Diagnostic Development Chart in 
Figure 1.>20 shows the overall diagnostic information 
development process. The Testing Procedure Development 
(TPD) , (See Figure 1.0) outlined in dashed border in 
Figure 1 .20 is a part of the OTP area, The bold outline 
block within the dotted lines labelled Define Test Type 
represents the capability to a priori select the test 
type. Once the test type has been defined, the model is 
computed for various faults using a computer program 
simulation. The decision block Specify Faults Detected 
and/or Isolated evaluates the particular test type. 
Exhau~tive or algorithmic methods can be used to develop 
a testi ng procedure which achieves the desired ob jective. 
The general a priori test type will be written as 
the \se t 
8 = (IT,OT,I~0,P,61 
'. 
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input terminals 
output terminals 
input signal value '. (function, sequence, or 
symbol) 
ou tP1?- t si gnal value (func tion, sequence or 
symbol) 
parameter value set 
test decisi on set. 
s h own In F' 19ure G es jype 1 21 the t t t can ,be 
V F 
IT OT 
e b 
b 
b 
b 
b 
e b 
e 
e b 
V F V F V 
OT I T 0 0 
f' c Q" 
- -
c 
g 
- -
c - -
g 
- -
g 
-
~ 
f' g ~ 
-
c - -
Test Type Table 
Figure 1 .21 
F V 
p P LEGEND 
d h F = Fixed d V = Variable 
d 
h 
h 
h 
h 
h 
selected by scanning along a roW. Whether the quantity 
in the column is Fixed or Variable determines the test 
type. For example 8 1 = abcd, is a fixed input terminal, 
fixed output terminal, fixed input', fixed parameter 
test 'type • The dash in the 0 columns indicates that 
the output is neither fixed nor variable. It is computed 
for a particular test. The decision set is not shown in 
the table. 
Figure 1 .22 accentuates the richness of a priori test 
selection possibilities. To illustrate the meaning 
a:ttached to the diagram, the route traced out by test 84 
in 'Figure 1 .21 haTS" been dotted. This path corresponds 
to a test procedure given by the steps a,b,g,h. All 
a priori tests eventuate in a computation of the output 
1. 
2. 
3. 
4. 
5. 
Detect 
Isola te 
Fix: Input, Output TerminillB 
Fix: Signals,Set: Parameters 
Select pa~ameterJ 
'--__ ~~,:t_t i ~ s ___ ._ . 
Select Input 
Terminals 
Select Output 
Terminals 
Select Input 
Signals 
Next Pararnete 
Next Input 
Next 
Terminals 
compute Output 
Signal 
------lA!?ply Test Decision 
STOP 
A Priori Test Type Synthesis Design 
Figure 1 .22 
signal, once the condi tions specified bye ... :.haVE$l\bcten 
l 
fixed. The diagram in Figure 1 022 is somewhat unclear 
in the sense that the details of how the terminals are 
selected and when they are selected is not specified. 
Nevertheless, the flexibility in selecting test types 
LS6 
a priori is apparent. We should also mention that the 
Test Types shown in Figure 1 e21 are only several of the 
possible types. However, some combinations are not as 
useful as otherse The ~ priori specified test can be 
regarded as the procedure specification and data develop-
mentstage for a posteriori testing. 
1 ~7.1.1 A Posteriori Test Type Specification 
An a posteriori test is one of the three types shown 
in Fi gure 1.1 8. Moore has defined the Fixed and Seri al 
test types(107 ) for sequential machines 0 If an adaptive 
algori thm is used in the testing, the test will be called 
adaptive. This type of test has been discufiSed by 
Levadi ( 81 ) e 
Definition: A combinati·onal test on a network is 
the quintuple 
where 
and 
lI,o,6,e,Tl 
e: IXO~6 
T : I~ I' 
where I is the discrete or continuous input signal, 
° is the output signal and e is a decision mapping 
\ 
of all qrdered input-output pairs into the decision 
'I 
space, 6. e can also be thought of as a test result 
which states whether the input-output pair is 
indicative of a bad network or a good network. T is 
the rule for selecting the next input I' to be applied .• 
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For a particular t i j 3 I:; I, t ok 3 I:; ° and cf jk I:; 6., a test can 
be written as 6 jk (ij,ok)~cfjk where cf is a member of 
the set (good, bad, inconclusive). 
In most cases, a single combinational test fails to 
extract sufficient information about the states of an 
equipment to determine whether it is good or bad. In this 
case, it is necessary to apply an ensemble of inputs to 
the input terminals and observe the resulting output. The 
sequence of inputs can be selected by a process which 
chooses the next input to apply on the basis of the present 
test decision. This procedure is clarified as follows: 
A sequential test, as its name implies, consists of a 
sequence of input-output pairs and a set of corresponding 
decisions. The decision sequence is naturally more 
elaborate than for the combinational test and may be used 
to generate next-test inputs. Following the first 
definition, we can add an additional rule to the test 
definition and obtain the following: 
Definition: A seguential test is defined as the 
quintuple, 
where 
tI ,0,6.,6,T] 
6 I)(o~6. 
T IXO~I I 
where I,O,6. and 6 have their previous interpretation 
and now T is a mapping of the present input-output to 
the next input, I I • 
In certain cases, it is necessary and desirable to 
apply an algorithm to determine what the next input 
Signal should be. The decision may depend on the present 
input-output pair and on past events. The test required 
for this situation is termed an adaptive test. This gives 
the following definition. 
Definition: An adaptive test is defined by the 
quintuple, 
where 
tI ,0,6,8,T] 
8 : lXO~ 6 
T: I'XO)<6~ I I 
and 1,0,6,8 and T have their previous definitions. 
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Note that the adaptive test uses a more elaborate 
decision mapping T for selecting the next input to apply 
than does the sequential test. 
A compact method for illustrating the sequential test 
procedure is through an IOD diagram as shown in Figure 1 .23 
(IOD-Input~Output-Decision) 
Input Output Decision 
START I . II> 01 1 J:f" /1,0 ) &>- 6 1 1 
-ba 
I ~ ~2 
I >- °2 2 /It 
/(1 2 '°2) ~ft 
IX (5) 3 
etc. 
Generally, 
IOD Diagram 
Fi gure 1 .23 
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The sequential nature of the testing is ~arly shown in 
this diagram. This pictorial method is representative of 
testing di agrams, test-trees and decisi on trees. (16,(~p9' A 
diagram of the type shown in Figure 1.23 applied to fault 
isolation terminates when the decision is made which 
states which, if any, functional element is in error. 
1 • 7 .1i'2 Remarks on Mappings 
The definitions for test types a posteriori ~re given 
in the set theoretic-mapping language. It ,[Jasbeen flound to be a 
particularly useful language for expressing various ideas 
and relationships. We gave (in Figure 1.4) the pictorial 
representation of a mapping which described the operation 
of a type of element that accepted discrete input values 
and gave discrete output values. PENE and LENEF (FE) 
were described which perform various functions. Mappings 
qre differentiated from functions by virtue of the property 
tha t in a mapping, the domain and codomain need no t 
necessarily be numbers. 
The discussion on diagnostic models did not dwell on 
the difference between memoryless and memory elements. 
If all elements were linear and memoryless, diagnosis 
could be treated solely with real number algebraic methods. 
(This will be discussed in more detail in Chapter 2.) 
Because most equipment will contain both linear and non-
linear elements with and without memory, diagnostic methods 
must accomodate these more complex elements. The mapping 
is useful for expressing relationships in some nonlinear 
and most linear memory network models. 
In a memoryless system, all of the input signals are 
\ 
controllable in the sense that they can be selected 
independen tly. In a sys tern wi th memory, some of the 
inputs, the states, are only indirectly controllable. 
The general mapping model which shall be used and to 
which we alluded in the prologue can be written 
1 .4 
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where il is the mapping from the inputs into the outputs. 
U includes both independent and dependent inputs. A 
more usual expression for the system is 
U' S 1 .5 
where ~ is called the next state mapping, Us is the 
present state values, Us is the set of next state values, 
Ur is the independent set of input values, w is the output 
mapping and Y is the S$t of output values. The mapping 
representation given by Equation 1.5 can be used to model 
time dependent sequential discrete network~ and linear 
differential networks. The relationship between the two 
has been recently di scussed by Arbib (J ). Note that if 
Us is empty, equation 1.4 with U= U
r 
applies and the 
output is time independent,? i.e. the system is memoryless. 
These remarks have been inserted here for several 
reasons. Not the least important of these is the fact 
that we shall shortly use a mathematical relation in 
defining a test decision. Because mappings and relations 
resemble one another, this appeared to be a reasonable 
place to include this discussion. 
1 •• j?..,j .. 3, Test-Type Comparison 
The differences between model (a priori) test type 
specification and equipment (a posteriori) test type 
specification can be enumerated as follows: 
1. Parameters can be controlled in a model; faults 
in equipment are random. 
2. Model outputs are computed; equipment outputs 
are measured. 
3. The procedure for equipment test sequencing is 
specified a priori. The procedure is executed 
a posteriori. 
4. Models are used to develop decision criteria; 
equipment testing applies decision criteria. 
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These fundamental differences are reflected in test 
type specification and in the decision rendered by a test. 
1.7.2 Test Decisions 
A test decision or test decision process can be used 
on computed data or a combination of measured and computed 
.data to classify a model or equipment into a test decision 
categor~. If a fault policy has been stated and the total 
number of faults specified, then a test decision will 
indicate a priori whether a particular fault will be 
detected or isolated by a given test type. As a result 
of test decisions, faults which are detected (isolated) 
by a given test can be enumerated. 
Using the results, the testability measure for a 
certain test type can be computed. An a posteriori test 
decision or test decision process uses the measured 
equipment outputs in conjunction with computed model 
output data to classify the equipment. The possible 
classes which have been delineated are: good, iffy, bad, 
fault fie A single test decision is usually insufficient 
to classify an eqQipment as good or fault fie A test 
decision process which uses a sequence of tests to give 
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a definite conclusion is required. The basic test 
decision ~roblems are illustrated in Figure 1.24(a). The 
possible requirement for a sequence of test and decisions 
is indicated for detection in Figure 1.24(b) and for 
isolation in Figure 1.24(c). The decision category will 
be one of those mentioned previously. Figures 1 .24 (b) 
and (c) indicate that IFFY category is not a "stable" 
conclusion. The classification category is termed a 
test decision conclusion. 
A second and different test decision will be termed 
a test type decision. The test type decision blocks were 
illustrated in Figure 1 .22. They represent decisions 
used in the test type selection process. The selection 
process may be heuristic; options are limited by,; 
constraints .dictated by the physical equipment. 
Alternatively, algorithms executed on the digital computer 
can be used for the selection process. We describe 
several test type decision algorithms in subsequent 
chapters. For instance, in Chap ter 2, a di agnos tic me thod 
using sampled-quantized output signal data is described. 
The test type selection process is aided by several 
theorems which stipulate optimum output signal sample 
lengths and quantization levels. In Chapter 3, a 
combinational network simulation program is used to select 
the input pattern-output terminal combination which is 
optimal according to efficiency criteria discussed 
earlier in that Chapter. In Chapter 4, an input selection 
procedure, which has the objective of minimizing the 
number of input patterns required for fault detection in 
sequential networks is described. 
In the remainder of this section, the test decision 
or test decision process will be written TD and the 
notation TD = ~.~.~ will denote the test decision 
Test 
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File 
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Data 
File 
Test 
Data 
Test 
Data 
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Decision: Isolation 
IFFY 
Single and Multistage Test Decisions 
Figure 1 .24 
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conclusion set. A test type decision is written, TTD. 
1 .7.2 .. 4;) Test Decisi ons in Faul t Detection and Isolation 
\' ~. 
The :following questions state in brie:f :form, the test 
data conditions which are important :for making a posteriori 
:fault detection and :fault isolation test decisions. As 
be:fore, subscript E re:fers to equipment and M to model. 
1. Faul tDete:eltioJlJl.: Given 11E and ZE' is the 
equipment fault :free? 
2. Fault :Isolation: Given YE and iE f. i~ ,where it 
is known tha t ,;z~ = Z~ ,~-"~~ ,;z~ is the good model 
output and YE is the good equipment output. Is 
there a ~M = ~E and a ~k, k = 1 ,2, ••• ,m which 
~ * gives a ,;z~ = XE :for suf:ficient t? 
Question 1 can be answered conditionally. I:f TIE is 
representative (or actually equals) all possible input 
"signals and ZE is observed to be its expected :function, 
then the equipment can be classed as good. Otherwise, it 
is i :f:fy. 
Question 2 can be restated: I:f the equipment is 
known to be bad, does one o:f the solutions to the model 
'th ~ d P pk 'th t :f t t WI E = U M an =. gIve e same se 0 ou pu 
signal values as the measured set? Here success:ful 
isolation is contingent upon the goodness o:f the model, 
which o:f course dependS in turn on the accuracy o:f the 
:fault simulationJpolicYG Overall success is dependent on 
such :factors as noise and the correspondence between 
applied and computed input signals. 
* Oversymbol characters were de:fined on page 1 .53 ; 
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1 .7.2.0.~ TTD - A Priori Test Type Specification 
The test type decision or test type decision process 
which is used in TTS and OTM studies can be illustrated 
as follows 
[lest.; 
Ob je cti ves Constraint~--~~ 
Signals 
BEST TEST TYPE 
The test objectives, ct"0Usti::a:L1u.ts, and signals are fed into 
a TTD block and the BEST TEST TYPE emerges from the 
opposite side. The TTD block disguises many intermediate 
decisions of the type illustrated in Figure 1 .22. Not 
only must the decision blocks determine the path of a test 
in Figure 1 .22 but each test must be followed by a 
computation of its effectiveness. Only when all allow-
able variations have been tried can the TTD block issue 
the BEST TEST TYPE decision. Of course, this exhaustive 
approach is neither desirable nor is it always feasible. 
Instead, alogri thms which specify locally optimal tests 
which are constrained either in terminal or signal 
selection may be developed. It is difficult to formulate 
these general algorithms. Consequently, many of the test 
procedures used in present checkout equipment are 
heuristic. 
Several algorithms and analyst-computer program 
interactive methods for TTS are described in the following 
Chap ters. They may be considered as the Ir guts Ir of the 
TIDD deoision block. Because each network class requires 
a particular treatment which depends on assumptions of 
model input signals, terminal availability, and fault 
type, we will not generalise on TTD at this point. 
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1 .7.2.0.t Combined A priori - A Posteriori Dependence 
The test decision can apply either to the a priori 
decision about the relevance of data to a fault detection 
or isolation diagnostic model study or to the a posteriori 
problem of checkout. The basic decision activity is 
schematically illustrated below. In the a priori case, 
STORED 
DATA· 
CONCLUSION 
data obtained from the present computation is compared 
with some or perhaps all of the previously computed data 
and the data is judged identical or different from the 
previous data. In the a posteriori case, the measured 
data is compared wi th good and/or faul ty model-simulation 
computed data. A comparison of the two is used to decide 
whether or not the equipment and model data are equivalent. 
The comparison provides the mechanism for making the 
decision (conclusion). 
In a sophisticated checkout scheme, sequential or 
adaptive tests illustrated in Figure 1.18 (see also 
Figure 1 .24) are used. The sequencing of input signals 
will be specified by an a priori TTD process. Any 
allowable flexibility in selecting input and output 
terminals can be accommodated in the TTS. 
In most previous investigations of diagnostic test 
development, bo th for analogue networks and for digi tal 
networks, a fixed input and output terminal set has been 
assumed( 1 (3). Consequently, the TTD was limited simply 
to the selection of input values. (Of course the inputs 
will be records or sequences for analogue and sequential 
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networks and patterns of bits for combinational networks.) 
The provision for being able to select terminals, which 
was introduced in TTS, can be regarded as a main difference 
between this approach and previously reported network 
diagnostic methods. What we have done is to introduce 
design information, in terms of a specification of the 
test point terminal placement, into the diagnostic 
development area. Rather than accepting an heuristic 
tes.:t:t". point placemen t, the a priori TTS may actually 
prescribe input and output terminals and signals which 
will result in optimal testing. 
Some of the previ ous discussion on test decisi on 
conclusions and the relationship between a priori and 
a posteriori tests will now be firmed up. 
Fi01re 1 .25 presents a diagram and table showing the 
relationship between the fault detection and fault 
isolation decisions and between the role of the model and 
equipment in providing information for these decision(s). 
In Figure 1.25 (a), the test decision diagram shows how 
model and equipment output information feed into a series 
of decision blocks labelled D1 ,D2 ,D3 and D4 • A<dotted 
vertical line is drawn to separate the fault detection 
and isolation decisions. In the test decision diagram, 
we imagine the a priori information to be developed in 
the upper half of the picture by'. the model and the 
a posteriori in the bottom half. Melding of the 
.10, 
'<i::nform ati on occur s in the decisi on blocks Whitr;h., render 
the decisioriFl conclusioYH$;'; probably good*, gd6'd, fault, 
. "c' ';;'!; k 
faul t f i' parameter value set P. The branchlng nature 
* ' The terms "probably good", "possi bJ,e good", "iffy" and 
"questionable" are '. all us ed to rEt.fEi'r to a conclusion that 
no definite decision can be made '01. the evidence available. 
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of the decision block D1 can be observed and depends on 
whether the two outputs are = or J. Figure 1 .25 (b) is 
an interpretation of the diagram in terms of output 
signals and parameter set P given a fixed input function. 
The· test decision table has been divided into two halves 
corresponding to the fault detection and fault isolation 
areas. One key feature of the problem of the isolation 
decision can be observed in the Decision columnin the. 
table. It shows that at least two decisions D1 and D2 
must be made before the equipment can be verified as 
being good (G) following the observation that model and 
equipment outputs are equivalent. Here, the model 
parameter conditj,on P = ~o and perfect accuracy are 
assumed. In this case, the decision may be multistage. 
In other words, there is a looping process required to 
give a G decision. Similar comments apply to the fault 
isolation decisions) D3 and D4 in the bottom half of 
the table in Figure 1 .25(b). We will later introduce 
the method for executing the required decision processes 
by using testing diagrams ( 1 9) • 
It is useful to develop a test decision step or 
process that is independent of the type of equipment. 
The basic test decision step can be regarded as a binary 
relation(107) which classifies the test result into one 
of two categories. Our everyday intuitive notions of a 
decision provide the yes-no, will~will not, good-bad 
experience of decision making. In diagnosis, if ternary 
decisions such as yes-possibly-no, or can-might-cannot 
are required, the intermediate state is not considered 
"stable". In testing, we would like the ultimate 
decision to be emphatic. 
107&2.1 Tests as Binary Relations 
The mapping notation is useful for classifying 
diagnostic data~ 'A mapping rule can be developed 
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a priori using computed data o A mapping can also express 
the functional performance of a network. It was shown 
in Equation 1 .4 that a memory network may require two 
mappings to represent it. 
In both memory and memoryless networks a fault may 
cause the input-output behaviour to deviate. Either the 
input element maps·to an incorrect element within the 
output signal range or it maps to an element outside the 
specified range. These two possibilities will be termed 
mapping errors or mismappings. An example of the first 
type was given in Figure 1 .4. If a network mapping is 
time dependent, the input-output elements are a sequence 
of temporarily co-ordinated elements. Time independent 
networks form a degenerate class of the more general 
memory time dependent networks. 
If seguences of input-output signals are obtained 
for good and faulty networks, these sequences can be 
used to formulate a test decision. Suppose that the 
model input-output sequences are represented by ZM and 
the equipment input-output sequences are denoted by 
ZEo We will suppose that a test decision can be made 
for each pair of signals in ZMX.ZEo If TD = tgood, bad, 
iffy, faul t f:.1, the mapping 
]. 
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represents the tests and subsequent decisions on the 
equipment E. For fault detection, comparing ~E with x~,~wnD) 
will indicate whether the element from TD should be 
good, bad or iffy. For fault isolation, if for ZM 8 ZM 
and zE £ZE' we observe that zM = zE' then using stored 
data on parameter values we can determined which fault 
fi exists in the equipment. 
Now, Let pk be the set of parameter values assigned 
to the model and ifkl be the corresponding equipment 
faul ts. pO:::) f 0 is the good condi tiona We can wri te 
f~ = g for this case. Using a model which is the estimator 
of the equipment, we can rewrite Equations 1.1 and 1.2 
to conform to this notation as 
A k * 
= M(u,p ,t ) 1 • 7 
and 
1 .8 
where Equation 1.7 is the computed output and Equation 
1.8,is the measured output from the equipment. t* is 
discrete time. We use discrete time.because in subsequent 
chapters, all diagnostic information on the output signals 
is computed or measured at discrete time intervals. Using 
the subscript g to denote good, we can write 
~E g 
where we have shown a "weak equality" between the model 
and equipment output Signals. This weak equality 
indicates the inevi table discrepancy between the computed 
and measured output signals. The inaccuracy can arise 
from system noise, inherent measurement errors, inexact 
model parameter values and computational errors in the 
digital computer solutions. 
Equation 1.9 can be made into a stronger equality 
by accurate modelling. Equation 1.9 should hold not only 
f'or the good conditions bu t also f'or f'aul t condi tions. 
Hence, 
il,.A 
M k 
P 
f'or all k, k = 0,1 ,2,3, .. ~,m~ To be more def'inite, we 
can write 
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where the equality is strong and ~ represents the error 
vector. Each component of' ~ is associated with a 
particular output terminal signal. The jth terminal ;:ijl1' 
signal error at each sampling interval can be written as 
~j(t>r). This error may be associated with the model, the 
equipment or with bothe One of' the basic assumptions 
made initially was that the model behaviour should mirror 
the equipment behaviour. For this reason, the subject of' 
measurement, estimation and computing errors will be 
discussed only brief'ly here. In Section 1.7.2.3, the 
basic questions relating the overall accuracy to test 
decisions a~e posed and discussed. 
An interesting discussion on the use of' an algorithm 
for developing a test decision from measured information 
is dis cusseq. by Levadi (81). He uses component p'aFameter 
drif't distributions and output signal probability 
distribution £'unctions to obtain inf'orrnation on which a 
test decision is made. The answers he obtains are in 
terms of' probabilities of' certain components being 
responsible for the observed data. Another technique 
reported by Chu(26) uses a somewhat similar formulation. 
He defines a cost function whose variables are conditional 
probabilities. The probabilities are for each fault type 
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conditioned by a certain set of observed symptoms. The 
observations may be noisy and the method establishes a 
probabilistic measure of the likely faults given the 
observed symptoms. 
We mention these two investigations to remind the 
reader tha t the diagnostic models postulated here are ideal 
in the sense that the model and equipment give identical 
answers if both are in a noise free environment. We 
realize the practical limitations of such an assumption. 
In applying a fault isolation technique, the chance 
that a pk can be specified which will give XE = y~ exactly 
is high for digital networks. For analogue networks, the 
variables are stochastic. Hence, the techniques suggested 
by Levadi and Chu are useful if component parameter 
value distributions* for the equipment are available. 
Because the analysis can become difficult using these 
techni que s, particularly whe n the network is large, me thods 
based on discrete information have been developed in this 
thesis. Using discrete information, test decisions can 
be made without any apparent ambiguity because the decision 
space may itself be discrete. We say apparent, because 
some of the information is destroyed in the quantization 
process. 
Although the methods of Levadi and Chu are attractive 
when the netWork is small, they can lead to intractable 
computations when the network gets large. In addition 
they depend upon a decision space whose dimensions 
increase with network complexity. Because the decisions 
* ~se are parameter value probability distribution functions 
which may be discrete or continuous. Levadi assumes that 
the distributions are given as histogram data. Chu assumes 
that prior information on malfunction-symptom probabilities 
can be obtained. 
that we will use are binary and based on discrete 
information, the need for parallel (analytical) computation 
is avoided. Using a series of simple decisions, we 
eliminate the requirement to compute multidimensional 
probability functions. We require only the simple register, 
word or bit comparisons for binary decisions. 
A test can be defined as a binary relation. We denote 
the set of all measured equipment outputs by tX1 and use 
t~lg and t~1f to represent all good and faulty sequences 
which may be measure.d or computed. The test decision 
set contains two elements. A test decision classifies the 
output signal information. The classification relates 
the information to one of the two test decision set 
elements. A test can be written 
or 
{} = (tXLLY3 g ,A) 
tX3 X bJ g --7 TD {} 
(a) 
where {} is a relation (a) or a mapping (b) and A is a 
propositional function(77). The mapping {} resembles 
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the the ta dis cus sed in a posteriori test type specification. 
Basically Equation 1.12 says that for any measured output 
sequence ~, if ii. = 'ig 8 LY} g' a decision conclusions will 
be one of the elements in TD; otherwise, it will be the 
second element. To make this more definite, we can let 
TD = [good,bad3. Then if 'i = ~g' the element from TD is 
"good" • If 'i ;t. Jl g , the element from TD is "bad". Or, 
i 8 t?3 g ~>E good 
'i i tl3 g ~ E bad 
where 8 is the sequence or set membership symbol. I means 
"is not a member" • 'It is instructive to wri te one of' the 
basic def'initions f'or the 'binary relation. 
" 
Def'ini tion: A relationp is the sets J1 and J2 and 
the propositional f'Ullction(82) A(V,~). A(a,b) is 
either true or f'alse ~or any ordered pair (a,b) 
belonging to) t)(~2. i.e., ae)1 and be,J28 
If' TD in Equation 1.12 consists of' the set tTRUE ,FALSE 3 
then if' A(a,b) is true, we write: 
otherwise 
a p b 
a p b 
(a related to b) 
(a not related to b). 
For f'aul t isolation, let tY3b/i tY3b2 = tY3f'/ln" 
means intersection and b 1 and b 2 denote the f'ault classes 
got by partitioning the f'ault class f' into two sets. A 
f'ault isolation test decision can be treated as a binary 
decision, sequential in this case, and using TD = tb1,b23 
if' we write 
given X i bl~g' (a) 
then X e tY3b1 (b) 1 e 13 
or X i tY 3b ::;>X e [Y3b2 (c) 1 
By successive partitioning, we obtain 
i e bdf',i e L;Z3b.,i e [yJb.'···'~ = Y k =:>f'k 1.14 
l J P 
where f'k e b. C b. C f'. C means "contains" • 
J l 
Equation 1.14 indicates that successive partitioning of' 
the set [X3~ f'inally leads to a singleton. This gives a 
f'ault isolation decision. In the next section, we 
illustrate the graphical version of' Equation 1.14,called 
a testing diagram/> Sequential tests are now surnmarised e 
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For the test decision set TD = f GOOD , BADJ and for the 
measuf~d and/or'SOm];lUted',' y and Yd 'and, y: k~" ,~~sts;'n:aJ3led on 
fixed "in:put 'si gnals are summarised in Flgure '1 ,.26 e L 
Test Data - Decision Table 
-: 
1 
2 
3 
4 
5 
6 
Condition 
rv 
X=Xk 
P 
i/Xk p 
Decision 
Good 
Bad 
Good 
Bad 
Bad 
? 
Remark 
'" XG obtained from good 
equi:pment 
Equi:pment contains fault 
Equi:pment out:put and model 
out:put identical 
Assuming network is accurate 
Equi:pment fault corre:ponds 
to model :parameter set pk 
Equi:pment may be good or bad 
Figure 1 .26 
1 .7~2e~ Test Information Dis:play 
Fault detection and isolation can be treated 
simultaneously using information in the form of a 
testing diagram or fault tables A single TD can be 
regarded as reducing the uncertainty in the information 
abou t the :particular Vi or about the s ta tus of the 
equipmen t e 
The testing diagram shown in Figure 1.27(a) is 
representative. Each block lists the possible condition 
of the equipment after a test (or series of tests) has 
been applied. In the diagram, two tests, T1 and T2 are 
required to ascert~in that the network is good or that 
one of three faults exists. A 1 is placed on a branch 
I 
g ,f' ,f' ,f' 1 2 3 
TEST 
T1 
T2 
T 3 
g,f'1,:t; , f' 3 
1 
. 
, 
T1 
0 
g f'1 
r 1 0 
r 2 1 
r 1 3 
(IFFY) 
g1 f'2 
BAD 
f'1 ,f'8 
Testing Diagram 
(a) 
f'2 f'3 
1 0 
0 0 
0 1 
1 
T2 
1 
T~ 
0 
LFjGEND: 
1 ::: r 
o J r 
Fault Table 
(b) 
-" 
, 1 '. 
~~ 
: ... 
0 
f'2 
3 
1 g1 ,f' 1 
Testing Diagram 
(c) 
Figure 1 .27 
g 
f'2 
f'1 
f' 
3 
A 1 appears in 
the row-column 
intersection if' 
the result r f'or 
f'ault f'iJis equal 
to the good 
result 
1 g 
~ 
'0 
-""1 f' 
leaving the junction of the diagram to denote that the 
good and faulty networks give identical results. If 
~l " the results differ, a 0 is used. This diagram is 
contrived. Some tests may result in empty blocks which 
are equivalent to inconclusive results. Another factor 
not evident is the non-uniqueness of the diagram, the 
order in which the tests are applied need not be the 
same as shown. This can be observed by referring to the 
fault table in Figure 1.27(b). If for example T3 is 
applied first, the testing diagram shown in Figure 1.27(c) 
results. Note that it requires more steps than does the 
diagram in Figure 1 .27(a). 
We shall apply testing diagrams and fault tables to 
develop fault detection and isolation information in 
subsequent chapters. 
1.7.26& Test Decisions and Accuracy 
We now interject several points on the question of 
accuracy_ A full discussion on diagnostic information 
accuracy is not proposed. Rather, we reveal some of the 
very basic questions which should not be overlooked when 
discussing the theoretical development and practical 
application (a priori) of the test methods. 
Point 1. Digital networks are not nearly as 
susceptible to signal value accuracy as are analogue 
networks. 
Point 2. Quantized analogue signal information can 
reduce the requirement for high computational and 
measurement accuracies when developing and applying 
diagnostic testing methods. 
Point 3. There are four basic erroretha tare 
introduced at various stages of the diagnostic 
process. The s'e are 
a) . compu ting noi se 
b) model inaccuracy 
c) fault simulation policy inaccuracy 
d) measurement noise. 
These points must be carefully considered when 
developing diagnostic information. One important 
technique for dealing with problems of inaccuracy is to 
use component failure data as we have previously mentioned. 
But because the basic precept of the analytical approach 
is prediction and because diagnostic information is 
difficult to verify, accuracy in all aspects of diagnostic 
development is essential. The\outcome of a test decision 
can only be as reliable as the information on which it is 
based. 
In the following section an example is given which 
quanti ta ti vely illustrates the philosophy and fb13FSuJ.Gl~' 
methodology of fault detection and isolation in the 
sys tern Eenvironment. 
1 .. 8 EXAMPLE 
This example is presented to illustrate and amplify 
some of the important ideas presented so far in Chapter 0 
and 1 e In particular, an interface network obtained 
from an equipment partition will be modelled using 
connected FE. t s. Using a time domain method which 
samples and quantizes the output signal, information 
for fault detection and isolation is developed. 
Equipment 
The electrical equipment is assumed to be part of a 
larger analogue digital system such as a process 
controller. The non-electrical parts are separated from 
the purely electrical components by transducers. A 
partitioning of the equipment specifies pu.fe° analogue, 
combinational, and sequential networks and several inter-
face networks. The interface network equipment diagram 
for the network to be analysed is shown in Figure 1 .28 
as EXAMPLE MEMORYLESS SYSTEM DIAGRAM~ Included in the 
figUre are i ts name, inpu ts and FE parame ters, P ( 1 ) 
through P(11). Signals are shown as S(I) and Y(I). 
FE Diagnostic Model 
The diagnostic model can be developed from the 
equipment diagram. The FE symbols are interpreted as 
+ - Summer 
C - Comparator 
X - Multiplier 
G - Amplifier 
It is assumed that each of the four FE are integrated 
circuit units. Therefore, the PENE model is not warranted. 
The following fault policy is used in developing reduced 
parameter FE models: 
1) Faul t Poli cy 
We will assume that 
a) Input signals are measured perfect but can be 
degraded after measurement points. 
b) Summers fail due to change in gain. 
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Figure 1.28 
c) Comparator;' faults are due to changes in firing 
level or output level drift$ 
d) Multiplier faults result in inaccuracies at the 
output or varia tions in signal leve1 0 
e) Amplifier faults manifest themselves as changes 
in gain or apparent input signal values. 
2) Model Expressions 
The integrated circuit functional elements in reduced 
parameter form are shown below with their appropriate 
expressions and parameter value ranges. 
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3) Computer Coding 
The param eter values selected are coded as PNOM (I) , 
PMIN(I) and PMAX(I). From the network diagram shown in 
the top and middle sections of Figure 1 .28, the FORTRAN 
equations can be developed. These are shown in the bottom 
diagram of Figure 1 .28. The input signals are: 
S1 = 0.5 COS (2x104 t) millivolts 
S2 = COS (4x1 04t) millivolts 
S3 = 4 millivolts 
S4 = 12 COS (3x10 3 t) millivolts 
The input signals have fault simulation parameters 
appended. These are shown in the FORTRAN equations in 
Figure 1 .28. The output solution for the network output 
voltage, computed at time instants 0.1 millisecond apart 
is shown in Figure1 .29. (All vol tages are in millivol ts). 
This will be referred to as the solution YGOOD(T) written 
in FORTRAN notation. The solution is highly non-linear 
and the lines drawn between the points are only given as 
a guide to follow the solution trajectory. 
4) Parameter Variation - PARVAR (140 FORTRAN STATEMENTS) 
A computer program entitled PARVAR was written to 
perform one-at-a-time variations in each parameter and to 
compute the solution for each parameter value set. Each 
parameter is varied incrementally from its minimum to 
maximum value and the output solution is computed. All 
parameters except the one being varied, are set to their 
design values designated PNOM(I) in Figure 1 .28. For 
each solution the difference between the solution obtained 
and YGOOD(T) is computed and plotted. When all parameters 
have been varied, a sum~ary is plotted. 
Figure ~~29 
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Figure 1 .30 shows the output difference YDIFFERENCE 
during each interval of time. Intervals are the same as 
those in Figure 1.29, (0.1 msec.). In this plot, 
parameter 9 has varied from 0.1 to 2 in increments of 0.02. 
From the network and equations in Figure 1.28, this 
variation can be seen to correspond to a change in the 
"HIGH" comparator gain. As shown underneath the network 
diagram, P(9) is ordinarily set equal to 1. Setting it 
to value s other than 1 caus es Y (2) to deviate when the 
comparator is"ON" i.e., the output is high or nominally 
10 volts. The left hand column of Figure 1 .30 gives the 
actual difference between YGOOD(T) and Y(T) with 
p(9) = 0.10 The graph scale is approximately 0.085 mvolts 
per division. Consequently, we are assuming that the 
quantization levels are 0.085 millivolts apart. This is 
the resolution that one must be able to measure output 
data too. The sampling intervals are 0.1 msec apart and 
are exact~ In Figure 1.30, an asterisk (*) is placed in 
the quantization level if one of the solution values 
YGOOD(T) - Y(T) falls within that particular level. For 
example, in Figure 1.30, consider the sample taken 0.7 
msec after the start. Values of 0.2116 mvolts ~.17 mvolts 
occur for values of P(9) between 0.2 and 2. Because the 
comparator output is "low" between time 1.7 msec and 
2.5 msec after the start, p(9) has no effect on the output 
solution. By adding the values in Figure 1.30 for both 
positive and negative output differences to the plot in 
FigQre 1 0 29, and envelope of the output values which will 
occur for various comparator gains can be obtained. For 
fault detection, any value of the output signal which 
falls outside the value YGOOD(T)~0.085 mvolts can be 
detected. 
Fault isolation can be achieved by applying the 
serial TD process or possibly by observing the values of 
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a single output record. Figure 1 .31 shows a SUMMARY OF 
RESULTS. Each parameter has been coded by a symbol. These 
are shown in the top left of the figure. If two or more 
output values lie in the same difference interval, a plus 
(+) sign is entered. Parameters which give unique output 
indications are: 2,4,6,8,9,10. Parameter 9 causes the 
most unique output variation. This can be observed by the 
frequency of occurrence of the 9's. 
If the output signal for any parameter setting traces 
out a difference path in Figure 1 .31 which intersects 
pluses only, then the YDIFFERENCE plots for all the 
parameters are required. At each time interval, the 
parameter value settings which give the output can be 
ascertained. By applying the serial process decision 
implied by Equation 1514, it may be possible to uniquely 
identify the fault. We will discuss this possibility at 
greater length in Chapter 2. 
1 .9 SUMMARY AND CONCLUSIONS 
In this chapter, we have traversed the hybrid 
electrical system gamut. A brief historical resume was 
presented and important contributions in the literature 
which have influenced the development of diagnosis in 
systems were cited e Contributions from such fields as 
medical diagnosis, detection theory and decision theory 
have not been covered~ Certainly however, there will be 
overlap between the various areas and a more comprehensive 
study could be undertaken to establish the relationships. 
This would be of mutual benefit to all disciplines 
concerned with the general problem of diagnosis and 
estimation~ 
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The basic premise established in this chapter is that 
models for electrical networks can be formulated which are 
useful for diagnostic studies. These studies apply the 
models to predict the performance of a network both with 
and without malfunctions. Data computed from these models 
can be used to develop fault dictionaries or the equivalent 
data files for checkout equipment. Another important 
model application is developing efficient and effective 
testing methods. The development of these methods depends 
on availability of input-ouput signal and fault condition 
info rmati on on the network to be tested. Becaus e manual 
fault simulation methods are tedious, expensive and 
possibly ineffective, the use of models is attractive. 
Models also have the advantage of being flexible. 
If di agno si s is to be vi able in a large system, it 
must be "a part" of the system. Consequently, the off-
line testing techniques on both analogue and digital 
networks have been ruled out here. All techniques 
proposed are essentially on-line time domain diagnostic 
technique s • 
The activity of diagnosis is directed to making 
decisions about the process which has generated a set of 
data. In this case, the process is an equipment or model 
and the data is input~output signals. A test decision 
a priori would be to estimate which of a set of parameter 
values should be associated with a model given a set of 
data. A test decision a posteriori is used to determine 
if the equipment data indicates that a fault exists and 
if so, which one it is. 
In Section 1.7.1, a process was described which 
specifies a test type. The test type specification 
pr ocess is complex and' warrants further investigation. 
1 .83' 
Because both the test data and the order in which they are 
obtained are important, an optimal test type must consider 
a wide range o:f possibilities. Many test procedures can 
be only sub-optimal because they inhibit the selection o:f 
terminals. Test terminals are generally speci:fied by the 
network design engineer and mayor may not be use:ful :for 
a particular test type. 
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2 ANALOGUE NETWORKS 
2eO INTRODUOTION 
The primary aim of this chapter is to develop 
'algorithms for a priori fault detection and isolation in 
analogue systems@ In particular, network models of 
analogue systems will be used in conjunction with 
parameter variation techniques to compute tests which are 
efficient and thorough~ Analogue networks is the generic 
term for the class of differential systems which admit to 
lumped parameter modelling. Methods which use quantized 
signal space techniques in the time domain for test 
development and evaluation will be elucidatedG 
Most of the analogue network diagnostic techniques 
reported in the literature are based on frequency domain (±§ \ techniques. 11,~nJBecause the operating environment of 
many present day systems precludes the use of sinusoidal 
or other external stimulation, methods which use actual 
operating signals for test purposes are very attractive. 
~ Levadi( ~~) has described a method for using time domain 
signals to diagnose faults in a non-linear analogue 
network~ f~~:D:fu1i:.lil~f:a learning algori thm in conjunction 
with parameter value distributions to isolate faults~ 
There are, in addition, a number of papers on time domain 
techniques for syst~m identification which have appeared 
in the literature~9~,l0~ but these are not particularly 
relevant to the problem of diagnosis. In diagnosis, it 
is assumed that network parameters are known initially. 
Methods, for determining wh~,n a parameter has changed, 
which parameter has changed and to what value are desired. 
In identification, the emphasis is more on '~~s tamatful.l.gg' 
model parameters where the model is either in transfer 
function or sometimes in differential equation form. 
There are many references on automatic checkout 
techniques which employ empirical methods for testing 
2.2 
a system(1.47). The spirit of this thesis is to develop 
methods which can be quantitatively evaluated for their 
testability measure. Most automatic checkout methods 
are not amenable to this sort of evaluation. 
Perhaps the reference most relevant to the material 
, (1.41.) presented in this chapter is a paper by Valstar • 
He demonstrates that time domain techniques can be used 
for transfer function tracking(1.44). Using filtering 
methods in the time domain in combina ti on wi th di gi tal 
computation, he shows that it is possible to solve for 
the network parameters using input-output information 
only. However, his method requires the inversion of 
large matrices and the number of filters required to 
obtain the data goes up as the square of the number of 
parameters. 
The very thorough treatment of linear systems by 
(1.48) (1.45) Zadeh and Desoer and the work of Wymore and 
(83 84) . Lofgren ' are also pertlnent to the approach taken 
in this chapter. 
2.0.0 Approach 
The ideas propounded by Zadeh and Desoer on linear 
systems (see in particular Chapters 1-3), will be 
applied "heuristically". We regard the analogue network 
.' , (1.48) 
as an oriented ,abstract obj.~ct and subsume Zadeh's 
ideas of state, input and. output in concept (if not in 
detail). A network model will not be defined as a 
relation however. For conceptual purposes, the mapping 
definitions developed in Chapter 1 are employed so as 
to maintain a certain consistency in the material •. 
In the discussion in this chapter, it is assumed 
that ~aults are due to parameter changes and that they 
2.3 
. occur one-at-a-time. To eliminate any extraneous 
sources o~ error, we also assume that the initial state 
(initial conditions) canalways be speci~ied, measured, 
or computed .and that the input to the network is 
obtained~rom some error ~ree source and is prespeci~ied 
and invariant ~or a class o~ tests. Furthermore, time 
will be reckoned ~rom an arbitrary "zero" and all 
system signals are analogue. Basic to the methods 
developed in Sections 2.6-2.9 is the assumption that 
the output signal is measured by sampling at discrete 
times and that the value o~ the output signal is 
quantized. Using quantized signal i~ormation, a class 
o~ ~ault detection and isolation methods is developed. 
The linear networks which we will be discussing can 
be modelled by linear di~~erential equations. Non-linear 
networks should be expressed in solved ~orm. At the 
inception o~ this study, it was hoped that simulation 
o~ ~aults in linear networks could be achieved by 
computing solutions ~or networks with time varying 
parameters using state space techniques. The idea was 
to be that by ~ixing the argument o~ the parameters o~ 
a time varying sys tem, . it· should be possible to simulate 
a conventional fixed parameter network whose parameters 
had changed due to dri~t errors. This approach was not 
pursued because it represented no advantage over simply 
varying the parameters by simulation methods. In ~act, 
it is not as direct as the variation methods described 
here i~ parameters change in some complicated ~ashion 
or i~ they change very slowly with respect to real time. 
2.4 
Moreover, the state space method comes off second best 
if non-linear components are predominant in the network. 
Nevertheless, for computer solutions, state space models 
can be employed to advantage.in many cases. 
In most of the subsequent discussion, a network model 
parameter change and its physical system counterpart will 
not be differentiated. In essence the words fault, error, 
degradation faul t and parameter perturbation all refer to 
d:mlrrtefil.;ll~phenomen:an, It will usually be clear when a 
distinqtion between a fault in the actual system fault 
1" ,. / 
and atcn~g,e;oin: tke:,-netW'tQ)rlll'mQdel1::1Jlcrer:ameter~'values should 
be made. 
2.0.1 Outline of Objectives and Results 
Our first objective will be to describe the class of 
i 
analogue network models which dJre useful for diagnostic 
studies. Using the d.c. network model, we illustrate the 
difficulty of analytically determining the parameter 
values of the network using output and input signal 
information only. The analogue network can be regarded 
as a memory which stores the parameter value information. 
The output signal contains information about the 
parameters in a coded form. The difficulty of determining 
parameter values indirectly follows from the inability 
to "address" a parameter value directly, (thinking here 
in terms of the memory analogy~' 
It has been shown (~! 1.) tha t indi rect determination 
of param~ter values in certain network configurations is 
(,13) , feasi ble. For example, Berkowi tz \ / I gives the 
conditions for being able to determine parameter values 
knowing the component topology. His method specifies 
the number and types of terminal measurements which are 
required to find the piece part values. We do not pursue 
this approach because the class of networks to which the 
Berkowitz conditions apply is too. limited to be of great 
practical significance. 
The second objective is to demonstrate the use of 
o tOO t (s.ee ) f tot 0 th ff t sensl lVl y j~ as a measure or es lma lng e e ec 
of parameter changes on a given output. It follows from 
the discussion of sensitivity that if a parameter is 
"addressable" through a given output, the output is useful 
for detecting variations in the parameter. The inference 
is that a fault detection test will require a number of 
outputs sufficient to detect changes imall parameters , . 
and that the effect must be sufficiently large enough to 
measure. The reader may sense the parallel between 
"addressabili ty" and observabili til.:\ ~5 ) 
The third and major objective of this chapter is to 
develop a class of methods for the sYQthesis of fault 
detection and isolation tests. The methods depend on 
quantized and sampled output information obtained from 
network model simUlations. This class of technique for 
analogue test development has not been reported 
previously. However, we assert that this new approach 
represents an attractive method for a priori test 
specification which results in a posteriori methods, 
viable in the integrated system environment. 
A tacit assumption for the studies performed here is 
that diagnostic information should be generated and 
presented in a form which ultimately can be used to 
develop an on-line automatic test method or a fault 
ill ctionary (t1'7 );) which may be used ei ther off-line or 
on-line in conjunction with a general purpose digital 
computer. 
To summarize, the general requirements for analogue 
network fault detection or isolation techniques are: 
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1. The a priori diagnostic information is generated 
off-line using output signal information from the 
network model. OU(Cput :_~8i:gnffi:ilis()arei~analj(8edl., Lin 
discrete form. The network must be modelled in 
a form which permits one-at-a-time parameter 
perturbations to be simulated. 
2. The actual diagnostic process should be run on-
line in conjunction with the information created 
in step 1 and should involve the minimum 
interruption in the actual physical system. 
Ideally, the actual system signals should be used. 
3. The information generated for diagnostic purposes 
should be :c1c:mClenseidJll!tsC}tmtrcil1;J:als possible and should 
be useful for both automatic and manual diagnostic 
applications. 
2.1 ANALOGUE :NETWORK DIAGNOSIS 
To obtain diagnostic information, a network model or 
physical simulation of the equipment is developed in 
which the model parameter values are made to correspond 
to the actual component functional element or piece part 
values. By manipulating both the model inputs and 
parameters and by observing the model outputs, tests can 
be specified for fault detection and isolation in the 
physical system. 
It is useful to know if the form of the model will 
allow all faults to be detected and isolated by a 
particular test. In order to specify the testability 
measure for a model-test procedure combination, certain 
fundamental restrictions contingent on the network 
formulation will be presented. The conditions must be 
related to the basic fault definitions given in Chapter 1. 
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In essence, these conditions state that if a component 
parameter change causes a mis-mapping to occur, then it 
is possible to detect the fault by comparing the fault 
free system output with the output from a network model 
containing the particular fault. If the mis-mapping is 
unique for this condition, the output signal will be 
different from all other possible output signals. In 
this case, isolation of the fault is possible. 
2.1.0 Inputs, Outputs, Parameter Variation 
. . 
The philosophy underlying the $.Q}.mii.c;j;Uem developed in 
this chapter can best be illustrated with an example. 
Suppose a box is placed in front of you ,with a number of 
knobs on one side and several banana sockets on the 
opposite ends labelled "INPUTS" and "OUTPUTS". Such a 
box is shown in Figure 2.0. 
I 
N 
P 
U 
T 
VariaJjI§uPm~e;l!J.eter Box 
Figure 2.0 
The box can have an arbitrarily large but finite number 
of knobs labelled Pt,P2,PS' ••• 'Pj, ••• ,Pm' and the inputs 
and outputs are labelled in some suitably distinguishing 
fashion. The box in Figure 2.0 has twelve knobs, three 
outputs and two inputs. 
The inputs can be stimulated with analogue signals 
of appropriate amplitude and the outputs signals 
measured to some prescribed accuracy. The knobs are set 
to an original position called the good setting but they 
can be adjusted to any other setting between zero and 
inf'initYe It is possible to read the scale associated 
with each knob to some specified accuracy (say 1%). The 
original settings may be recorded" on a piece of paper. 
Diagnosis can be thought of as a game involving the 
box and an opponent. There are two versions of the game. 
One is called fault detection. The other more difficult 
version is called fault isolation. These are played as 
follows. 
The box is turned so the knobs can be viewed only by 
the opponent. Access to the inputs and outputs is still 
available to you. Your opponent can manipUlate the knobs 
to any position he likes with the restriction that only 
one knob may be adjusted during anyone turn. At the 
end of the turn, he must reset the knob to its original 
position. If you have never had a chance to play with 
the box, you will have difficulty in knowing if your 
opponent has changed the position of any knob. But if 
you supply the box with a Signal and observe the output, 
the output may change when your opponent twists a 
particular knob. If you are given some preparation 
time during which you can apply inputs, twist knobs and 
observe outputs, you might be able to compile a table 
that relates output changes to knob changes for certain 
inputse With reasonable. preparation time, you may be 
able to develop a table similar to that shown in 
Figure 2.1. 
The table in Figure 2.1 shows the input number, the 
input signal applied, the output signals when the knobs 
are in the good position and liststhe knobs which make 
the output value change from the good value. In general, 
the BAD column will contain many different val~es and 
these are not listed~ The hypothetical table shows 
that four> inputs mustl,§j applied during each turn to 
determine if any knob has been set to a position 
different from the good positione Once a player has 
1" developed his table, he is likely to lQ:,se inter>est in 
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the game because he has a "formula" for determining which 
knob has been turnede Better players may develop shorter 
tables but the conclusions reached will be the same 
-> INPUT 
~ 
No~ Signal 
1 1 Gsint 
,2 ' 1 Gsint 
1 t 
1 10 
OUTPUT 
No., Good Bad 
} 
H 
2 5<>5sint 
3 3sint 
2 10.5 
1 5e='t 
3 6 
Fault i:petac.t~pn\~~,b;Le 
Figure 2 s 1 
-
Knobs Effecting 
Output Change 
Pi ,p 5 ' 
Pi,P2'PS' 
P5 ~P7 ~P8 ,PlO,PU 
, 
P4,PS,P7 
Pi2~P9 'Ps 
The alter>native version of the game is much more 
interesting and more complex 6 Developing a method for 
selecting which knob has been turned, and how much, is 
in gene ral more di'fficul t than .for detecting tha t some 
-", 
knob has been changed. Without making some assumptions, 
the game is probably impossible" 
Assumptions which permit a playable game to be 
developed are the following: 
1. Knobs can be changed one-at-a-time only® 
2e The knobs cannot be continuously varied. 
Only certain discrete settings are allowed. 
3. Certain of the knobs have a stronger influence 
on a ~articular out~ut than do the others. 
The first assum~tion limits the decision s~ace to a 
tractable size. The second assum~tion is im~ortant 
because it ensures that the set of ~ossible out~ut values 
is finite. The smaller the ste~ size, the larger the 
number of elements in the out~ut set. The third 
assum~tion may be regarded as a statement on the 
orthogonality of the out~uts. 
The strategy for ~re~aring a table to use in the 
second version is somewhat similar to that used in 
~re~aring the first table, (Figure 2.1). It is a~~arent 
however, that a table for fault 'isolation must contain 
much more information than for fault detection. If the 
~recise setting of the knob is desired,- there must be a 
se~arate entry for each ~arameter and another for each 
setting (see the second assum~tion above). The 
develo~ment of a fault table can be very time consuming 
even if the assum~tions above a~~ly. 
The box game is nearly anlogous to the analogue 
network diagnosis ~roblem but enough different to 
require qualification. First, the assum~tion that 
~arameters change one-at-a-time only is not satisfying 
from the ~ractical ~oint of view. Parameter drift will 
be influenced by ageing, tem~erature and other 
environmental factors. Theoretically, the ~roblem of 
directly com~uting the actual ~arameter values can be 
handled analytically only in certain cases.(i3) If, 
for exam~le, the network can be modelled by a set of 
linear algebraic equations, then the ~arameter settings 
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may be any o~ the combinations permissible in a real 
network@ For given settings o~ the parameters, a net-
work solution can be computed by ,analytical techniques. 
Using an extensive number o~ solutions and table-Iook-up 
techniques, it is possible to select a set o~ parameters 
which gives input-output signals close to those obtained. 
However, this method is lengthy, incomplete and has 
uniqueness problems. 
Even though component parameters dri~t in the 
continuum, we postulate that the physical process can be 
modelled, ~or fault detection tests, by small discrete 
parameter changes. Furthermore, in the physical network, 
there will be a ~irst parameter to dri~t to a value which 
causes the output to deviate :from its good value. 
There~ore, if tests are applied o~ten enough, the ~irst 
parameter to dri~t will be detected. In Sections 2.7 
and 2.8 we extend this idea to develop ~ault isolation 
tests. 
To recapitulate, in the box game, inputs may be 
associated with network inputs and the box outputs may 
be associated with network out:puts. We must know the 
initial state to be able to obtain meaning~ul res:ponse 
information from a real network~ The box reverts to an 
initial state on the resetting o~ each knob. Knob 
settings are analogous to :parameter values in a network 
model. 
Physical com:ponents subject to ageing will dri~t on 
the continuum between some limits. If the possibility 
o~ catastrophic ~ailures is neglected, then the 
:parameter valuegJwil1 lie wi thin dri~t limits which 
de:pend on the ty:pe and manu~acture o~ the com:ponent. 
For com:putational purposes, we will assume that the 
:parameters change in very small increments. In theory 
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the number of increments may be as large as desired, 
consi sten t wi th the accuracy of the computing machine 
that is used. We will show in Section 2.8 that it is 
possible to apply discrete computation methods and still 
regard a parameter value as continuously variable over an 
interval $ 
2.2 MODELLING ANALOGUE NETWORKS 
The basic network description given. in Chapter 1 is 
in terms of the mapping operation. Because a network 
can have memory, a single mapping is often insufficient. 
The set theoretic model described in Equation 1 .~5JI\1 
Chapter 1 , will be taken as the basic model. In cases, 
where the network contains no memory or is operating in 
the steady state, the next state mapping, CT, will not be 
required because the mapping is either a constant or the 
co-domain is the null set. For the general case, the type 
of coupling that occurs in the network must be investigated 
to determine whether ,the "next state" mapping will be 
required. 
In this section, the importan:t analogue network models 
are reviewe.<l'.", The thre~:;classesl;:cieve'illopecloi3-re: d. c. , 
a. c. and tiIlJe:'~main mod~ls @:":W,e,'"thE2lJ,'prOCeed to 
'I"'" I" ,,-' 
demonstrate th'e parameter value~pivliibili ty and 
c~,. . ' . " ~ \. ': " ;." ': , ' 
sensitivity measure ideas using the first two. Although 
the resistive and steady state models are not sufficiently 
general for the purposes required here, they are useful 
to illustrate particular concepts. 
The general network model presented in Chapter 1 
is particulariseq in this chapter by expressing the 
structure-parameter value-physical law relationships in 
algebraic form. 
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* ... 2.2.0 Models and Mappings ~ 
In reducing the general set theoretic model or in 
modifying it to describe a particular type of analogue 
network, the relationship between the inputs, outputs 
and parameters in terms of the type of mapping should be 
specified. We define 
to mean that for all values of the time, the image of u 
* is ~ according to the rule F. 
To describe a network model with no memory, the 
mapping can be made explicit as the algebraic equation 
where u, is the input vector, ~ is the output vector and 
A is a matrix. 
If the mapping is dependent on a parameter a and ~ 
is a transformation matrix describing the mapping, we 
can'write 
A(a)~(a) = ~(a) 
where the input, output and A are all functions of the 
variable a. In other wordS, for a given value of a, 
say ai' the mapping from Q to ~ will be given by a 
particular rule which will be different from the rule 
that assign ~ to ~ for another value of a. This idea 
is analogous to the parameter dependent mapping MI,I:P i , 
defined in Chapter 1 • 
* The line under a lower case symbol means a vector. The 
line under an upper case symbol denotes a matrix. (Bold 
face symbols are difficult to obtain without changing 
typewriter ribbon.) 
** It is recommended that the reader, familiar with basic 
network and control theory, skip to Section 2.2~5.: 
These ideas can be sharpened by'looking at the 
most important subclasses or analogue network models. 
Those or practical importance are: 
1,& Resistive ~ memoryless, dc networkse 
2 .. Reactive = ac sinusoidal steady state networkse 
3., Transient networks - total solutioIl e 
(a) Frequency domain models .. 
(b) Time domain models .. 
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Special techniques are available to solve each or the 
above three models~ The rirst two correspond to special 
cases or the particular integral solution in dirrerential. 
equa tion theory. Number 3 a1?ove .~onsiders the total 
solution including initial conditions, the natural 
response and any steady state solutione The three cases 
are outlined to ampliry the dirrerences in their 
mathematical models .. 
1 e Resistive Networks 
The basic system diagram ror a resistive network 
is 
, 
-t1. Resistive Network 15> 
where u is the vector or inputs*, X is the vector or 
outputse 
Basic solution equation: 
*Note that we are departing slightly rrom previous notation 
and are calling the input vector u rather than Xe In most 
texts oil state variable methods, the symbol x is·reserved 
ror the state, Brackets,[.I.d~'note\a imatrix"7 
2015 
where A is the n x n solution matrix of real elements 
and .1! and li may be n x 1 column vectors or scalar 
functions of timeG 
20 Reactive ac Networks 
The b~9Ck diagram for reactive networks is 
't~~ '," 
basically the same as for resistive networks. 
Reactive 
.1!=t> li 
. ;~j' Network 
u is the vector of inputs, li is the vector of 
outputs" 
Basic solution equa tion: 
where A( jw) is an n x n solution matrix of complex 
elem,ents and 11 and iL are in general complex and 
functions of the frequency variable wand n x 1 e 
* 30 Transient Networks 
The system diagram for transient networks can be 
expressed in several forms G First there is the 
frequency domain diagram 
. 'II 
"e. , 
Transient 
Network' x(s) s = CT + jw 
* By transient we mean the set of all possible time 
domain responses including initial condition solutions. 
or the time domain diagram 
(b) 
l1(t)_t> 
Transient 
Network 
1 ___ 1 .;z(t) 
where ~(s) and ~(t) are input vectors, and 
x(s) and X(t) are output vectors. 
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The solution methods ~or the time domain model will 
noW be discussed in some detail. 
2v2~1 The General Network Model 
The basic solution equations ~or the s domain can be 
put into a ~orm similar to the dc and ac cases e However, 
the time domain ~ormulation requires more explanations 
The general di~~erential equation model ()~ a network 
is given by 
~ j- 1( ) LJ b .. y. t j=1 lJ l (2.1 ) 
where a. k and b .. are coe:r~icien ts o~ the inputs and 
l lJ 
outputs respectively; these also have interpretation 
'-1 
as the network zeros and poles~ The notation y~ and 
l 
U~_1 stands ~or the (j-1)th and (k-1)th derivative o~ 
Yi o~ uk respectively. In general, i~ the determinant 
O:r[b. ), lb. ·1 is o~ rank n, Yn outputs can be ~ound. l;)j lJ' . 
There is a set o~ integral equa tions, equivalent to 
Equation 2G1 , which will not be discussed here. It 
should be noted, however, that numerical techniques ~or 
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integration are susceptabl,e to various types of errors. 
Because of the problems encountered with numerical 
integration techniques for solving differential equations, 
the state variable formulation will be preferred. The 
reason for this preference is that errors in matrix 
manipula ti ons are generally easier to pin down. (1+ 4) 
2.2.2 Frequency Domain Model 
The solution to Equation 2.1 ~B often rath~r difficult 
to compute by hand •. If the original. equations Jaave been 
differentiated to : 6hTta:thcEquBiz;lbon~;;.t·;:j.on, many of the 
initial condi tions may be "lost". It is then necessary 
to apply the boundary conditions to obtain the correct 
solution. Alternatively, the original intergrodifferential 
equations can be Laplace transformed. This results in an 
algebraic model - which can be manipulated to solve for 
the unknowns. The expr.esEiion for the frequency ·,domain 
solution is 
where X is the vector of outputs, H is the system function, 
and £ is the input vector. 
The solution given by Equation 2.2 does not explicitly 
include initial condition terms. If the particular 
initial conditions are included in the u vector, this 
form can be used to find a total solution. 
2.2.3 Time Domain Model: Classical Formulation 
Linearity is a useful abstraction. The theoretician 
delights in solutions to linear problems; the pragmatist 
suffers the non-linear. The suffering is minimized if 
non-linearities can be separated from the linear parts. 
We are going to assume that non-linear network models 
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which are to be tested will be available in solved form. 
It is well known that the response of a linear network 
with no input driving function is obtained as the network 
homogeneous differential equation solution. (1fP-4) A time 
function, h(t), can be obtained as the 0 function response 
or by cross-correlating the network output with the input 
when the driving fUnction is white noise. This response 
function is termed the system response fUnction, h(t). 
The total output solution including both initial conditions 
and the forcing function can be found by convolving the 
system fUnction with the driving function and adding the 
appropriately weighted natural solutione The total output 
response can then be expressed as 
t ~(t) = h'(t,t o ) + j h(t-~)~(~)d~ 
to 
(2.3) 
The second term on the right in Equa tion 2.3 is the 
convolution integral and it is usually written as 
h(t)* :g(t) for brevity. h' (t,to ) is the weighted natural 
solution. It can be shown(c~i-;)~, that there is a fUnction 
li(s), equivalent to h(t) in Equation 2.2 which is the 
Laplace transform of h(t) if the initial conditions are 
zero. That is, 
£[h(t)] = H(s) 
and! is the symbol for 
h(t) to the s domain. 
the operation which transforms 
2.2.4 Time Domain Analogue Network Models: State 
Variable Method 
State variable methods proffer the most systematic 
method available for obtaining solutions for linear 
networks in the time domain. They express the total 
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solution to the network directly using ma'trix methods. 
The revival of these methods, for example see Ince(62) 
- sometimes called state space methods - is partially due 
to the advent of digital computers which render solutions 
to matrix equations resulting from the state variable 
expressi ons. Credi t should also be gi ven to Kalman and 
(6 8 ) (148) f .. t . Bucy and to Zadeh and Desoer or glvlng cer aln 
impetus and inspiration to the revival. They are of 
interest here because they can be programmed for digital 
computer solution(76) 
state space methods are not of interest only because 
they offer systematic solutions; equally important are 
the ideas of observabil:i, ty and iq.entification which follOW 
naturally from this formulation. These two ideas are 
important because of the close relationship they bear to 
fault detection and isolation. This relationship will be 
discussed briefly in Section 2.3. 
Equation 1.3 in Chapter 1 describes a process which 
has an output that is affected by its present environment 
and its past history. The environment enters the process 
through the inputs and the history is recorded in the 
state. Under certain conditions, it is necessary to know 
only the present environment and a portion of the history 
to know how the process will proceed. If the laws 
governing the process are simple, (linear for example) 
mappings can be developed which describe how the system 
proceeds with time. 
A correspondence between the general set theoretic 
network model of Equation 1 .3 Chapter 1 and the state 
variable model exists if the system function is regarded 
as a mapping of some present state into the next state. 
This is precisely what happens when II is zero. Then a 
com~osite ma~~ing involving the state and in~ut vectors 
which de~ends on the su~er~osition ~ro~erty, is used if 
the total state res~onse is required. (See for ~recise 
develo~ment, Zadeh and Desoer, Cha~ters 1 and 2; also 
the ~oints made by AI1bibf~~ar1:)d Zeiger,(3): ia\re~ relevant.) 
, 
If a network is to be diagnosed, a state res~onse 
which excites each mode must be obtained. In addition 
every state must be observable. 
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The state s~ace network equations describing a linear 
differential network are 
x = A(t)~ + B(t)ll 
X = C(t)~ + D(t)ll 
(a) 
(b) 
(2.4) 
where 2S. is the column state vector and II is the column 
control or driving function and X is the out~ut; A(t), 
B(t), Q(t) and D(t) are matrices and as shown, may be time 
varying. ~,X and II may be vectors or scalars. For the 
latter condition, matrices will be regarded as vectors or 
coefficients. A diagram of the equations is shown in 
F i gar e 2. 2 • 
Diagram of State Equation Relationshi~s 
Ui 1!qtl x -. !». ~t9 .l>Io. - -"'-v v 
4 
, 
, 
!(t;) .... 
-
., 
4 D1Jt) ,., A ~(t) 
Figure 2.2 
It has been shown(76) that the state ,solutions to 
the network differential equation (Equation 2.1) for 
time varying parameters can be expressed iIi terms of 
the state transition matrix w as 
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t 
x ( t ) = ! ( t , to) 2f.o + 1 w ( t , '17 ) B ( '17 ):!d:. ( '17 ) d'17 (2 • 5 ) 
to 
Jtt A('17)d'17 
where w(t,t o) = e 0 and other symbols have previous 
meanings. Xo is the initial state. 
The first term in Equation 2.5 corresponds to the 
classical transient solution and the second term is the 
particular integral or forced soluti on. tNote the 
difference between Equations 2.5 and 2.3; the solution is 
in terms of the state vector 2f. and not the output vector 
~.1 In the absence of a forcing function (control) the 
(148 ) 
second term is zero. The adjoint eguation is used to 
compute w(t,'17) for various '17. It is given by 
wet ,t ) =v 
- 0 0 
for the fixed t. Superscript T means transpose and v is 
the identity matrix. 
There are two drawbacks to using Equation 2.5 for 
computing diagnostic information. The first is that 
the identity of individual elements in the A matrix is 
lost through transformations. Second, the state variables 
are not directly measurable in most cases. Consequently, 
the resulting expression is not particularly useful for 
diagnostic studies. 
A better form for parameter variation computations 
retains the basic differential equation solution matrices. 
In this case Equation 2.5 becomes 
where the ne twork parameters a'i j and b i j should be 
expressed in literal :form. I:f the system is time 
invariant, the matrix elements are constants made up 
o:f combinations o:f network piece-part parameters. 
For the time invariant case, Equation 2.3 becomes 
Finally, the observable output vector is given by 
substi tuting 2.7 into 2 .4(b), which gives 
At 
= C e- ~o + r o (2.8) 
where to is taken to be zero. 
2.2.5 Conditions :for Fault Detection and Isolation 
The :functional expression given explicitly by 
Equation 2.8:for the output il. in terms o:fthe input 
vector u, the network state narameters a . . , the outnut 
- ..t:' . J.J ..t", 
network driving:function parameters bkl , the Oll"t-:pU;t. 
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observabili ty parameters c ,tr.ans1liissi:on~:par·ameters d 
. pq , lPR 
lW::d '~tim,e .1,c,(;in.';."he. ·l::W.t,'itt;en impl:i,cI. tl'Y8.'s, 
. * A( t-~'\ I; ~('It) cI"t Ie- 9 stands :for e 0-
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It will be assumed that the a, b, c and d parameters are 
time invariant. The functions G and r can be identified 
with components in Equation 2.8. 
For fault detection, changes in the output.which 
result from changes in network piece part values are of 
interest. The expression 
is a measure of the influence that a parameter a .. in the lJ 
~ matrix can have on the observable outputs. Because the 
A matrix contains information not only on memory elements 
but also on the memoryless elements, it is possible to 
obtain a measure of the effect of a variation in the 
network parameter Pk , on the a ij elements by computing 
(2.10) 
for all branch parameters Pk in the network. 
A necessary condition for developing fault detection 
tests corresponding to changes in Pk is that 
for at least one a .. , and all Pk in the network. lJ 
A necessary and sufficient condition for fault 
detecti on in a linear differential network is -' from 
Equation 2.9 and 2.10, 
for all Pk and at least one Yj and for at least one 
(2.11 ) 
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"<tlue o'f: ·time '\x'/ No J?1jcJof ~1}.~s biee:rl.Ld,ev'eloped.here but 
basically ~ if.8. -Ghan'ge iri·Pk· ~gi Vlesri seto the presence 
of' :first: ordertermS·'ln·~rth'e. Ta'ylors ,.expansi0n ofr.>the 
du"tput· trajeci1tory' y'j around the 'point tei' ·.thEi:tiiaj.ec-G@ry 
withPk wi· II be different f'rom the trajectory with Pk + L'1Pk 
substituted. L'1Pk is a small change in Pk" 
2Q3 OBSERVABILITY, IDENTIFICATION AND DIAGNOSIS 
If the matrix C in Equation 2.8 has the kth column 
all zeros, the state xk is not ref'lected in the output 
vector. xk is not observable. If' the matrix C has rank 
equal to the ~ matrix, then the modes of' the network are 
observable 0 (148) Because all network piece-part parameters 
will appear in one or more of' the a ij , it is reasonable 
to assume that the change in value of' a piece-part will 
af'fect several outputs. 
Identif'ication involves the problem of' estimating the 
values of' the a. 0 f'rom input-output measurements. (6 8) l.J 
The a ij are initially unknown and generally, the 
structure or the order of' the network is guessed. 
Analogue network diagnosis is concerned with 
determining if an ini tially known a. 0 has changed - the l.J 
detection problem - and if' a change has occurred, which 
piece~part parameter Pk' is responsible for the changes 
in the aij's - the isolation problem. 
2,,4 DISCUSSION 
All subsequent discussion assumes that a network 
model which describes the behaviour of' the system in the 
time domain is available. A temporary exception to this 
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occurs in the next section on output sensitivity to 
parameter changes and again in Section 2.10 on transfer 
function methods. We use an example in Section 2.5 to 
illustrate the difficulty in obtaining parameter 
variation information directly from the mathematical 
model. Because of the excessive computation required for 
analytically solving a simple d.c. network case, the 
assertion is made that simulation of parameter variations 
using the network model in conjunction with, a digital 
computer program offers a more tractable approach. 
If we are interested in fault detection only, we 
simulate the network and obtain the output sensitivity 
wi th a computing algori thm instead of using the analytical 
approach described the next section. The output 
sensitivity can be used to select outputs to measure for 
fault detection. Knowing\' what the good outputs should 
be, a difference 6y can be used to detect parameter 
changes. 
In Section 2.10 transfer function diagnostic 
techniques are discussed. Methods for indirectly 
estimating and directly computing network parameter 
values by generating equations using input-output 
information sufficient for solving for the parameters 
directly are mentioned. However, these methods are not 
viable in many system environments in which on-line 
techniques are reqQired. Even more objectionable is 
the fact that large matrices must be inverted in the 
process of computing parameter values. 
The philosophy underlying the development in the 
remainder of this chapter is founded on one assertion. 
It can be stated as follows: 
Assertion: If the time domain sensi ti vi ty of a 
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network output defined by 
ay.(p,u,t) 
J -
ap. 
l 
(2.12) 
is non zero, where y. is a particular output vector 
" J 
component, P is the design parameter set, Pi is a 
piece-part parameter, :!d is the input and t is time, it 
is possible to use the output Yj to develop diagnostic 
information for the network with respect of changes in 
the value of the parameter, Pi' 
" This means that if the design parameters P (called 
the good set), givena particular output trajectory, then 
a deviation in parameter Pi will change the output 
trajectory, assUming that the input is fixed, the structure 
is fixed, and the initial state is fixed. In practice, it 
may be difficul t to fix the initial state. However, if 
the output is computed for a variety of different initial 
state vectors, the effect on the other than nominal vector 
on the output can be evaluated. - This problem bears 
resemblance to the sequential machine identification 
problem (pm) and investi gations to determine the ef~ect 
that different initial states have on the output should 
(1A.~ be made. Zadeh and Desoer have shown that by 
appropriate selection of the initial state vector, a 
single mode of the network can be exci ted:*' This result 
illustrates a property that could be potentially useful 
for diagnosis. Moreover it points to possibly spurious 
conclusions i.f test algorithms do not specify a fixed 
set of initial conditions. 
* ---~ Here .. qf ~OU.L~se. the network is a linear differential 
~b..e two'!"' k. 
-/ 
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2.5 FAULT DETECTION USING OUTPUT SENSITIVITIES 
The basic mathematical model for the d.c network 
described in Section 2.2.0 results in a "condensation" 
of the parameter value information. The process is 
depicted in Figure 2.3 where we assume that parameters 
Pi are piece-part resistance values, ~IS are independent 
voltages and XiS are dependent currents. 
U [B:!.1 1:\20 • j1~ 
a 21 
a eo a 
n1 __ . 
( a) (b) 
Netwo;rk GondEmsati-oY.l. 
Figure 2.3 
In going from (a) to (b) in Figure 2.3, the actual 
parameter values p. combine to form the a .. parameters 
l lJ 
through what may be regarded as a coding process. The 
conding process is the combining - by addition, 
subtraction, multiplication and division - of the actual 
parameter values tP1 ,P2'.' ..,Pm1 into the set of matrix 
elements, aijo We can write this as 
a .. = a .. (p ,P , ••• ,p ) 
lJ lJ 12m (2.13) 
where the matrix of a .. IS is n x n. 
lJ 
desired to solve for the currents. 
Suppose that it is 
Starting with the 
equation 
Ii X = u (2.14) 
we premultiply by the inverse of A and obtain 
where B -1 = A • 
x = B u (2.1 5) 
Now by definition, the inverse of A is 
adj Ii 
/A/ 
(2.16) 
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where adjA is the adjoint o~ A and /A/ is the 
determinant o~ A. Because fA! depends on every element 
o~ the A matrix and terms of the adjoint matrix (the 
co~actors o~ ~), the currents X and each term o~ the 
B matrix, b .. , will be some function o~ all o~ the 
- J.J 
aij'se This can be written as 
~or A and B, n x no Combining Equations 2.13 and 2.17 
we obtain 
2.18 
2.5.0 Output Sensitivity 
The output sensitivity to a parameter change can 
be; developed by selecting a single output to W0rk wi th" 
Thinking in terms o~ equipment and ~unctional element 
derinitions rrom Chapter 1, we can regard the selected 
output as, the measurable equipment output and the 
parameters as 'func tional element parameters. Or, rrom 
the functiQnal'element point or view, the output would 
be dependent on tlirecRENE':C'c parameters - in thi s case 
resistance values. Selecting a particular outputry~ 
and using Equation 2.15 we obtain 
2 .. 19 
where the ,solutibn rQr!-Yk is the ikth" row(;or "B multiplied 
15y the trartspose)or.lle ;,The; :liue§irvrariq tion,~o:r.Yk :w;ith 
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respect to the bkjts is de~ined as 
2,,20 
wher'epartial derivatives are wi th respect to all bkj 
~or k fixed. From Equa ti ons 2" 1 3 and 2 e 1 8 we c ompu te 
the d-bkj and dai j terms as 
obk · obk · obk · db k " ~d r da 12+ .,0., +~dann 2 .. 21 =: oa ·a 11 + 
.J 11 a 12 nn 
and 
oa11 oa11 oa11 
da =: ~d111+ -a-- dP2 + .,.,., +ap- dPm 2.22 112 m 
and similarly ~or a1:aP1\:3~ ~ • ., ,ann'" Substi tuting 2.21 and 
2022 into 2.20 we obtain the linear variation in Yk as 
n n 
dy := ~ ~ 
. k j=;1 q:=: 1 
The terms of' interest in Equation 2.23 are those 
which give the line~r variation in Yk with respect to 
each n. ~l,. 
If' the a ij were directly measurable, their ~irst 
derivatives with respect to each p could be used in q 
Equation 2~23ti For diagnosis, the outputs are the only 
measurable quantities. There~ore, ~~r ~~ult studies 
we require to know how much in~ormation about changes in 
a parameter, p. can be got by measuring all y's. 
1 
Because the form of Equation 2.23 does not suggest a 
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method for practical measurements, we will assume 'that 
it is possible to compute the components of· the linear 
variation dYk for one-at-a-time variations in the 
parameters themselves. The quantity to be computed will 
be defined by 
= 
and will be called "the sensitivity of Yk with respect tb 
parameter i". 
Equa tion 2.24 is closely related to the classic al 
,sensitivity measure (35) often used for stability analysis. 
However, the, application in thi s Section will be for 
computing fault detection measures rather than for 
determining the effect of parameter changes on stability. 
A deviation in the output Yk from its mean value, Yk(mean), 
can be computed for changes in all the Pi. The value,s 
obtai ned may lie outside, the envelope tha t defines the 
allowable output trajectory range. (See Ser.t:i on 1 .. e, GhU]Pte:r.1) 
, ' , 
If only degradation failures are assumed, a maximum 
posi ti ve and negative devia tio'n in Yk for one-at-a-time 
parameter variations canpe found~ The actual value of 
Yk is computed by setting each Pi to the "drift" 
tolerance level and solving the network equations for 
Yk in each case. A fault corresponds to a Yk'value 
outside the envelope computed in the previous step. 
Breen and Webb have reported a scheme similar to this 
used for developing fault dictionaries which give a 
table of computed Yk verses Pi ± ~p. where the Pi are 
varied one-at-a;...time,. (142) 'rhe comp~tation is done in 
the matrix equation describing the network. It gives 
an "envelope" of output values which the technician 
: 
trouble-shooting the network can use to compare with 
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actual measured test point values. He selects the set 
of outputs from the table which most closely approximate 
the measured values. By noting which parameter(s) 
caused the present values, he is able to narrow down the 
possible faulty components to a few. Breen and Webb use 
the human operator to interpret the data to obtain fault 
isolation informa tion. 
The analytical problem of computing Equation 2.24 
can be circumvented by using a parameter variation 
simulation method. This is done by writing the network 
model in matrix form or in the solved form and subsequently 
using ,a computing algorithm to vary the parameters one-
at-a-time. The sensitivity can be numerically computed 
by taking the difference of the solutions for the output 
with the parameters set to their good values and for the 
parameters set to their perturbed values (one-at-a-time). 
From this, numerical values of the sensitivity can be 
developed. 
The sensitivity measure discussed here is useful for 
fault detection but, as mentioned previously, not 
directly applicable for fault isolation. However, by 
using a sequential decision process :CVilZ '8' tes:t"diagraJn or 
1"aul,t:talHe) it is possible to narrow the set of faults 
and in some cases obtain isolation. ' 
2.5.1 Direct Computation of Sensitivities: Example 
The technique of analytically computing the 
sensitivity for an algebraic network model (the dc case 
can be illustrated by using the model shown in 
Figure 2.4. 
Four Parame ter Ne tworM· 
Figure 2.4 
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Suppose that the network equations have been written and 
that the parameters are related to the a-parameters by 
a 11 = ];>1];>2 
a 21 = :Pi 
a 12 .- ];>3];>2 P4 
a 22 = ];>4];>1 
We can write the two port network equations in matrix 
form as 
2.25 
where l! ~ (u, u.)T, y ~ (Y"Y2)T, A ~r:" a:l ~21 a~ 
Solving Equation 2.25 we find 
y -1 = A u 2.26 
= Bu 
· and 
The linear variations in the outputs dY1 and dY2 are 
given by 
2.27 
and 
If the input voltages, u 1 and u 2 are assumed constant, 
then a typical term in Equation 2 .. 27 will be 
2.28 
Th~ expression given in Equation 2.28 contains the 
parameter information "doubly transformed". It was 
shown in Equa ti on 2.21 that the term db. . can be lJ 
written 
abo . 
db. . :::: --.!.J.a 1 dakl lJ akl 
(a) 2.29 
2.34 
and by Equation 2.22, 
(b) • 2.29 
Substituting Equation 2.29 (a) and (b) into Equation .2.28 
gives 
2.30 
This expresses the variation in Yk directly as a function 
of changes in the p q. For our 2 x 2 examples, terms on 
the left of Equation 2.30 are computed in Table 2.0. 
Computation for the first term of Equation 2.30 is 
completed by finding the partial derivative of Yk with 
respect to each b. .• The dp terms may be treated as lJ q . 
the actual component parameter deviations due to drift. 
Table 2.0 (a) possesses considerable symmetry and the 
triangle including the main diagonal is all that need 
be computed. The other terms can be fi lIed in by 
noting that 
• 
The p q can be substituted in the a ij terms and all of 
the entries in Table 2.0 (a) and (b) will be in terms 
of the p. Finally, an expression for ~ Ykl (after 
q .~ Pi 
Equation 2.24) can be computed. For example, the 
sensitivity of Yi with respect to Pi is, using 
Equation 2.23.· 
a22 
e . 
11 
-a22 
6 2 A 
2 
-
a 21 a 22 
6 2 A 
+a12a 22 
6 2 A 
6A -a11.a 22 
6 2 A 
Pi 
1>2 
0 
1 
-P 4-
P1 2 
a 21 a 22 
6 2 A 
2 
-a21 
6 2 A 
-6A-a12a21 
6 2 A 
a 21 a 11 
6 2 A 
1\ 
P3 1\!:, 
0 
0 
a 21 
a 12 a 22 
6 2 A 
.-
-6A-~1a12 
6 2 A 
-3.12 
2 
-----
6 2 A 
a 12a11 
... 
6X 
0 
P2 P4-
0 
0 
6 -8 ~ A 1\ 2 
61 
+~ 1a 11 
..... 
6 2 A 
a 12 a 11 
6 2 A 
.,..a11 2 
-
6 2 A 
0 
P2 P3 
0 
L 
Pi 
Pa~tial Derivative Table 
Table 2.0 
(a) 
(b 
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J Y11 p ( _no au~ a 22 +(6[ ~2i~)~ ~v 22 = ~ . 6A2 P2 + 6 2 6 A i r I , 1 A 
(a21a 2 2 -biA-a12a21 (a2 iai~p4)1 + ~ /'-,2 P2 + 6 2 ' + 6 2 2, 
. \ A A A Pj .,1 
2 ai2aU E P4) \ ( ai2a22 -11 1l<l 
+ 1\ 11 + -+ 2 2 6 2 6 2 p2 ) 
J '-"A A A . 1 " 
(6A-~,a.2 a12~a :;;: ~) a11-+ u 2 6 2 P:a + +. 6 2 /:--2 A A A 
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The a, , in terms of Pl' can be substi tuted. The expression lJ 
after this substitution will yield an even more complex 
equation. Nevertheless, the sensitivity of y with respect 
to each parameter Pi can always be computed using the 
above technique, when the network model is reduced 
to its four terminal equivalent. Considerable 
sImplification results if some of the u are zero. This 
is often the case in practical networks. 
2.5.2 Piece Part Parameter Solvability 
Once it has been established that a parameter 
variation effects a change in a certain output, the 
necessary conditions for performing fault detection are 
established. If the sensitivity is identically zero, 
this means that the output signal contains no information, 
coded or otherwise, about the particular parameter. 
Consequently, it may be necessary to select several 
outputs to obtain information sufficient for fault 
detection. 
Berkowitz has shown the conditions f'or network 
componen t parame ter value sol vabili ty ( i 3- ) • For 
passive single element kind (resistive) networks, his 
condition f'or solvability is 
where NR is the number of resistances, A is the number 
of terminals available for measurement of currents and 
voltages and for the application of' stimuli and P 
is the number of terminals available for measurement 
only. 
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Equation 2.32 can be interpreted as a measure of the 
number of i·ndependent equa tions whi ch can be generated 
for a network of given topology and terminal availability. 
The equations are themselves non-linear but for small 
networks, the solution'can be obtained by substitution. 
To indicate the process, an example due to Berkowitz is 
shown in Figure 2.5. 
o 
D 
NR = 3, A = 2, P = 1 
- A terminal 
- P terminal 
EQUATIONS: 
Y1.1. E 1. = 11. 
Y22E1. = 12 
Y L+_1_. 1.1.=R R' 
1. 2 
-1 
= R: 
Berkowi t,z Foxarn:pl.e 
Figure 2.5 
1 1 
Y22=R+R 
1. 3 
Using the above equations the values for R i , R2 and R3 
are 
Ri 1 = 
- Yi2 
R2 1 = Yii + Yi2 
R3 1 = Y22 +Yi2 
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It is assumed that terminal ~ is available for earthing 
or for measurement and that terminals (!) and ~ can be 
stimulated and the response measured. Berkowitz has 
shown even more general conditions than in Equation 2.32 
to treat two element kind networks. However, the equations 
are even more non-linear than the above set and somewhat 
messy'to solve. Nevertheless, this method provides a 
valuable contribution to the analogue network diagnosis 
problem because it establishes necessary conditions for 
being able to directly find the piece part parameter * 
values assuming the stated restrictions on terminal 
availability. 
Another diagnostic method due to Seshu and Waxman (i :<37) 
uses steady-state frequency domain methods to detect 
changes in the frequency response characteristics. They 
develop a " signature" which can be rela ted back to a 
particular parameter change. By comparing signatures 
obtained from physical networks wi th signatures obtained 
for the models wi th various parameter varia tions 
introduced, it is possible to predict the location of 
the faulty component. This technique and a related 
technique due to Valstl8.r(1.4~ are discussed in detail 
in Section 2.10. 
A recent paper by Weitzenfeld and Happ generalizes 
* Piece parts ape equivaient to PENE defined previously. 
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Berkowi t.z I s terminal con:figura tion discussion. (~4-p;) 
They generate the x-terminal, n-port non-redundant 
networks :from the z-terminal parent network and their 
results speci:fy the number o:f combinations o:f terminal 
con:figurations which can be obtained :for a given network. 
In the hext section we describe algorithms :for 
detecting network parameter changes. The class o:f 
techniques developed is intended to be used with time 
domain models which retain component parameter in:formation 
in explicit :form. These techniques have not, to the best 
o:f the author's knowledge, been reported elsewhere. 
2.6 TIME DOMAIN FAULT DETECTION AND ISOLATION 
2.6 0 0 Signal Decoding 
We have stated that :for diagnost~~:f.urposes~ in:formation 
on the parameter values must be o1§.:taine~through lnput-output 
measurements. The parame ter in:formati on is in a coded 
:form and a :fault isolation technique must decode the 
output signals to extract the required in:formation. The 
si gnals tha t appear at the outputs may contain in:forma ti on 
on a :few parameters or all o:f the parameters and will be 
contaminated with unwanted noise •. We assume that the 
noise is negligible :for the time being. 
What we are seeking is a method or a ":filter" that 
extracts or decodes relevant in:formation :from the 
output signals and presents this in a :form which may be 
deciphered and related to the parameter values. I:f the 
network is linear, it is possible to identit'¥., certain_ 
modes (eigenvalues) which characterize the system. The 
trans:fer :function methods mentioned previously(:).~7) detect 
changes in parameter values by detecting shifts in the 
system function poles. If these poles are reasonably 
well separated and the ne twork is line ar, some success 
using these methods can be expected. 
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A basic requirement of the decoding process is the 
condi tion tha t the sensi tivi ty measure given in Equation 
2.24 be non zero. The justification for the following 
methods is largely heuristic; the approach is that of the 
pragmatist (engineer) who is faced with solving a problem 
If·r,.·t;·,\~..,~ ~~ i.,UJ, 
whi ch is no t wellunClfW£ro0Q.. 'We postulate a technique and 
then see if it gives the desired results. 
Basically, the input and initial conditions are 
specified and the good model is .I:?0lved on a digi tal 
computer. The output signal is measured (computed) at 
discrete time intervals only. The values of the outputs 
are then quantized to preselected levels. The level 
within which an output value falls is recorded along 
with the corresponding time interval. Hence, the good 
network is characterised by a sequence of numbers which 
is defined by the quantized output signal, sampled at 
fixed times throughout a given test measurement period. 
Next, the network solution is obtained with one of the 
parameters set to other tha,n the design value. The 
output sequence under conditions identical to these 
used to compute the good output is obtained. This 
process is continued until information sufficient· for 
developing the particular test has been generated. 
Using information obtained from this general paramet~r 
perturbation-simulation method, various types of tests 
can be defined o As we shall subsequently demonstrate, 
all methods can be quantativelYrassessed for their 
testability measure. 
266$1 Signal Sequences, Parameter Sets, and 
Transformations 
2.40 
The system shown in Figure 2.6 represents the 
fundamental analogue network model. It will be tacitly 
assumed that its structure is known and invariant. The 
model simulates faults as model parameter variations. 
Parameter variations are sensed as mismappings of the 
input into the output. The variable nature of the 
parameters is illustrated by the circle with an arrow 
through it which surrounds the parameter set, P. 
u 
Basic Variab} e "Para:nete p Value Model 
Figure 2.6 
The gene ral ou tpu t si gnal wi 11 be denoted by 
where u is the input signal vector, P is the parameter 
set and t is time. t* is discrete or sampled time. The 
good output signals are functions of u, p,. and t. From 
the mapping definition in Chapter 1, we can write 
M(P ,t*) : p)(}l(t*) ~,;z(t*)" 
to describe the operatioD of the r:l..p-twork in Figure 2.6, 
Because it is convenient to be able to specify the 
parameter set with one element different, the notation 
pq will denote the set with the rth parameter at the 
r 
qth value where 
r = 1 ,2,3 ••• m and q = ±1 , ±2, ±3 ••• ± ~ • 
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Then, the good parameter set will be written 
pO C P 
where 1 00 ;Pi ,P2 , pOl - pO • • ., . m - (a) 
2.33 
and 1 0 0 q ••• , P~ 1 pq (b) Pi ,P;a , . . . , Pr , = r 
will represent the parameter set with the rth parameter 
set to q values. Note that the dirrerence between 
2.33 (a) and 2.33 (b) is the unlike single element set; 
tha t is 
If a particular output signal is denoted by y. and a 
J 
particular input signal by u., the value or a signal at 
J. 
time ti is given by 
- outputs 
and - inputs. 
The dirrerence between the runction and the value or a 
runction is illustrated in Figure 2.7 rOJ:> the reader who 
may be uncertain or the distinction. 
f(t) 
FUNOTION 
FUNCTION 
r---~-----------------------~ 
FUNCTION PLOT t 
Figure 2.7 
A ~unction may have mffilY di~~erent values as shown 
in Figure 2s7 or it may be a constant ~unction which has 
the same value ~or all arguments. The constant ~unction 
contains no in~ormation except perh?ps in a very limited 
sense. On the other hand, a ~unction which has a large 
set o~ values ~or di~~erent arguments contains potentially 
use~ul in~ormation~ 
The trans~ormation o~ a ~unction can simpli~y the 
representation o~ the in~ormation in a ~unction. It can 
also make the manipulation o~ in~ormation in the ~unction 
much easier. Two ~amiliar and very use~ul trans~orms are 
the Fourier Trans~orm and the Laplace Trans~orm. 
Trans~ormation may be thought o~ here, as a process which 
converts the time domain ~unction to an algebraic 
expression whose argument is ~jili or s = ~ + jW. For 
example, taking the Fourier trans~orm o~ the output 
~unction y o(t) gives J I 
and the Laplace trans~orm is 
Notice that y(jw) and y(s) are ~requency domain ~nctions 
but the argument and domain o~ the functions are di~~erent~ 
Visualization o~ the e~~ect o~ a parameter change is 
perhaps easier i~ the model is expressed in the ~requency 
domain. A parameter change will alter the magnitude o~ 
certain spectral terms and change their phase. A 
comparison o~ all spectral terms is not computationally 
simple ~or most functions and is rejected as a method 
~or developing ~ault isolation techniques because the 
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interpretation of the spectrum when applied to non-linear 
networks is difficult and because it has uniqueness 
problems. . However, this approach warrants further 
investigation because it is potentially applicable to 
on-line techniques@ 
and can be separated, 
network is 
informa tion. 
Where non-linearities are memoryless 
spectral analysis of the linear 
useful for obtaining diagnostic 
2.6.2 Tests Based on Binary Relations: Discrete 
Sampling Method 
For fault isolation, we require a measure on the 
sequence of output values (in the time domain) which will 
be unique for all possible sequences. Here, all possible 
sequences means the sequences generated for all possible 
one-at-a-time faults. If the output signal is sampled 
and the value of the signal during each interval is 
associated with an integer, 1,2,3, ••• , n, this sequence 
will be regarded as the sampled signal or the ordered 
output set as shown in Figure 2.8. If a parameter 
change is detectable, it will alter the value of one or 
f(t) 
1 2 3 4 5 6 7 8 9 10 t 
Output Signal Set= ~f(t1),f(t2), ••• ,f(t1D)J 
Figure 2.8 
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* more elements in the output sequence. Ifa single 
parameter deviation affects the value of at least one 
element in the output set, the network faults corresponding 
to the deviation is said to be possibly isolateable. If 
no other fault condition gives an output sequence having 
the same range, the network fault is definitely 
isolateable. We assume here that the output sequence is 
of necessary extent. (This notion will be clarified in 
the following paragraphs.) 
Sup~ose that the ranges of the co-domain for two 
in~ut-output mappings under the same input ~ differs by 
one element only. This condition is illustrated in 
Figure 2.9. Obviously, the two mappings M1 and M2 are 
distinct. If we call one -output °1 , and the other °2 , 
M 2 
Figure 2.9 
where u is the set of all input sequences and Q"1 and 02 aresets 
the general condition illustrated in Figure 2.9 is given 
by 
* Here we mean an element in the good input sequence will 
be changed. Note that we are treating the output 
sequence as a member of a binary relation. We simply 
note whether any two sequences are the same or not the 
same. 
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where the term on the left is called the set difference. 
Note that 01 - 02 I- 02 - 01 in general. ¢ is the empty set. 
The idea of set difference can be useful in developing 
fault detection and isol@tion information. We proceed 
to describe the development. 
The output sequences generated for a fixed input 
signal, fixed initial state (or initial dbnditions) and a 
fixed sampling interval but different parameter settings 
is written as 
for the good parameter set and 
q >:< y.(p ,u,t ) 
J F-
for the rth parameter set to its qth value. 
r = 1 ,2,3, ••• , m and q = -~, (-~ + 1), ... , 
The range of q is k~ 
Recall too t 
>:< 
k 
-1 , +1 , •• • + '2 
The expressions for the y j during the ;til th sampling 
interval and for the P; parameter set is 
where u is understood to be invariant~ 
The sample of y j duri ng the t l th1mtimel ti:nt·er.v !.U: is 
denoted by superscripting; y,l(pq). Finally, we can write, 
J r 
the family of all Yj sequences which are sampled during M 
>:< To avoid cQnfusioh,it is assumed that the last :lh, is 
always even. 
... 
intervals as 
( y l (p 0), y j (pO) , Y j" (p 0) , •••••• , Y: (pO) 
~ -k -k yjj. (pj.2), Yj (P:) 
• 
f , 
e 
· • 
· 
.. 
· • 
• 
· 
· • 
-k 
M 2' 
•••••• ,Yj (Pj. ) 
. . . . . . , 
...... , 
-k 
~ (p 2) YJ m 
k 
~ (p 2) YJ m 
l 
l 
1 
• 
• 
• 
• 
• 
• 
• 
l 
• 
• 
• 
• 
• 
• 
• 
1 
= 
y? 
J 
= 
• 
• j. -j. 
= Y. , 
J 
= 
= 
= 
• 
• 
• 
· • 
· • 
• 
• 
· • 
• 
· • 
k 
y~, 2 
J 
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Note. that f'or each value of' r, there will be k values of' 
q. Hence the total number o~ sequences which can be 
generated, assuming all parameters are set one-at-a-time 
to the k possible values is mk. Each sequence has M 
elemen ts. 
To simplif'y the notation, the output sets can be 
numbered sequentially from 1 to mk. This gives the 
family of output :seq11l.ences 
[ y ? , Y ~ , Y ~, •••• , YJ~' •••• , YJ~ J. . J J J 
where 0 ~ 0, 1 ~ 1 , -~ ; 2 ~ 1, (- ~ - 1> etc. where ~ means 
"corresponds to the term". T'~ m, nr 
c.. 
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The jthoutput co-domain for the network with a fixed 
input sequence and initial conditions is given by 
n=T 
U Y~ = 
n=o J 
2.37 
The range of any single sequence is simply the elements 
n in the. set Y j. The co-domain for all outputs is 6. 
Two important theorems can now be stated. 
Theorem 1 
If the difference between all pairs of output sets Y~ 
for a particular output of necessary extent, formed from 
-0 k' ok· . Yj - Yj = Dj ,k = 1,2, ••• , T, lS non-empty for all k, 
the parame ter changes corresponding' to each Y ~ are 
J 
detectable and the network faults are possibly isolateable 
for the set of condi tions used to generate the y.o and 
Y~ 'so The conditions are: a fixed input sequenge, fixed 
initial conditions, and fixed sampling interval. We 
abbreviate these as IICOS conditions from now on. 
A proof requires the definition of a sequence of 
necessary extent. An output sequence of length M is said 
to be of necessary extent if for N faults, the equality 
on the relationship 
~ 
n=1 
M ! 
n ! (M - n) ! 
holds" M is then the sequence length. We denote the 
solutions for M by 
M = ! N 
" 
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Now, if Y? - y~ for any k say k = k' is empty, the 
sequence Jy ? i~ equal to Y ~I by the defini tion of set 
J. J k 
difference" Then the network fault corresponding to y. 
J 
will not be detectable through output Yj because two 
output sequences for different parameter conditions are 
identical 0 
Hence, for the network fault to be possibly isolateable, 
the difference D~k must·be non-empty for all ke The value 
J 
of M which is necessary and sufficient will depend on 
many factors" All that can be said in general is that 
for practical networks, 
M ~ ! N 
From Theorem 1 we can state that if a given parameter 
change (fault) is undetectable, the output sequence 
obtained under the particular fault condition gives an 
ou tput sequence equal to y? for a given output j" 
J 
Theorem 2 
For a given network with fixed IICOS conditions, the 
fault corresponding to the kth parameter change is 
definitely isolateable if 
D~h = y~ _ y~ I ~ 
for all h = 0,1 ,2, 0" •• , k - 1, k + 1 ,." ., T. 
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Again, a proof follows from the fact that if 
y~ = Y? := ¢ for at least one h, h ;t. k, the parameter 
J J k .. yh 
change giving Y j is equivalent to that glvlng j or 
in other words, the output sequences are the same for 
different parameter setse Because of the method for 
constructing the y.k, we conclude that if the difference 
J 
is empty, the sequences are identical and the two parameter 
changes are equivalent for the given testG They may, 
however, be different from Yj0 
A useful corollary is the following: If D~h ;t. ¢ for 
. J 
all pairs of kh corresponding to the upper or lower 
triangular matrix and excluding the main diagonal, one-
at-a=time network faults are definitely isolateable for 
output jo Hence fault isolation is possible for one-at-
a-time faultSe The maximum number of faults in the 
definitely diagnosable network that can be treated by 
this method is given by Equation 2s39. 
Algorithms can be developed for fault isolation based 
directly on the technique of computing the output for 
each parameter value setting@ This will be referred to 
as the "sequence element perturbation detection" (SEPD) 
method o If the assumptions which were made for the 
above development apply to the network being diagnosed, 
then this method offers a direct and useful ~pproache 
One objection to the SEPD approach is that magnitude 
information contained in the sequence elements is only 
partially used e We specify only changes in level o If 
explicit magnitude information is used, it may be possible 
to shorten the test sequences e The methods developed in 
the next section are aimed at applying magnitude 
information to reduce the length of the output sequences 
and to refine the fault isolation schemes e 
2_.7 TES'l' ALGORITHMS BASED ON MULTIPLE LEVEL-rrU1E 
QUANTIZATION 
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In this section, the set difference method of the 
previous section is extended to utilize the magnitude 
information in the output signal. We assume that s1gnals 
are sampled and that the values lie in a finite range of 
values which is determined by defining quantization levels. 
Properties of the spaces described by these signals are 
then exploited to develop algori thms for fault detection 
and isolation. We first introduce the planar signal 
space and then discuss the cubic signal space. 
I At th1s point, we reiterate that the aim of this 
thesi s is to develop methods to diagnose hybrid ne tworks. 
Obtaining si gnals in discrete form allows digi tal 
techniques tote universally applied to generation, 
reduction, and analysis of the Signals. In fact, if the 
discrete approach is used, there is reason to believe 
that a category of a priori algorithms can be developed 
which will apply to either analogue or digital networks. 
l) I I", 
, - I 
(. I ,_I, _) G 
2.7.0 Planar Signal Spaces 
Diagnostic techniques based on a planar signal space 
definition are an extension of the discrete sampling 
method of the previous section. We begin the discussion 
by developing:,the, :plailar ) space rellil ti oJ)shi,JP between the 
parameter set 1P1'P2'Ps' •••••• , Pm~ = P, the input 
vector ~ = lu1(t),u2(t), •••••• , ul(t)~ and the output 
ve c tor if.. = [y 1 ( t) ,y 2 ( t) , y s ( t) •••••. , y n ( t) ~. A 
particular output will again be denoted by y .• If the 
J jth output, Yj(t) is sampled at intervals of 6t, the 
output signal becomes a sequence Yj which willl~e finite. 
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in length. Its cardinality always $atisfies 
Values of a sampled network output Yj can be obtained 
by a process which assigns to each value of t* in the 
sampled time domain a value y. (t*) in the co-domain. 
* J. * t = ti isa real number and satisfies t = to + n L:, t, 
n integer. If y. is sampled during instants L:,t 
J 
apaJ;'t, the range of Yj will be a finite set if the 
number of samples is finite. If the range of 'the y. is 
( min Il1ax)' . J y. ,y. and the lnstruments used to measure J J . 
y. are accurate to ±L:,y, then the number of levels, in 
J '. 
the output range, p, is given by 
max min 
YJ' - y. J 
2L:,y 
where I I means "nearest integer". 
If a sequence of output values has length M, the 
signal plane is said to have dimension pM. A typical 
area (point) in the discrete signai plane is shown in 
Figure 2.10. 
~ 
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o 
, l 
Section of Signal Plane 
Figure 2.10 
During any sampling interval t l , the uncertainty in 
2.52 
Yj is 26y and the uncertainty in time is 6t. The "area" 
of the discrete signal domain is given by 
2 e 6y 6t • P • M 
For fault isolation, we are interested in determining 
how the change in particular parameter values affects the 
magnitude of the output in the tgth time interval. To 
obtain this' information, parameter value versus output 
value trajectory can be computed by incrementing the 
parameter(s) in very small steps and recording the 
resulting output values as a function of the parameter 
value. The solutions for each interval of time for all 
different parameter value s are required. A typical 
output value versus parameter value for a single parameter 
and a sampling interval tg is shown in Figure 2.11. 
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"2 p :;:: p 
max r. 
Thirteen parameter settings are shown and ten different 
y v~lues which range from y~in to y~ax result. The 
. . J J' 
plot should show a continuous function but since discrete 
techniques are tobe applied, values of the parameter 
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which change the output from one quantization level to 
the next are used. The minimum parameter change 
required can be used to set the lower limit on the step 
size to be used in the parameter variation simulation. 
However, another approach which varies the step size will 
be described later. The plot in Figure 2.11 for output 
versus parameter variation assumes that the parameter 
has an upper and lower drift limit. This assumption is 
based on the electronicoomponent manufacturers practice 
of specifying a nominal value and the upper and lower 
drift limits. If catastrophic failures were to be treated 
by this method, parameters would range in value from 0 
to 00. There is no inherent limitation on the actual 
amount of parameter variation that can be treated by 
this method. However, limitations imposed mainly by 
computation time preclude the use of such a wide range 
of values. In addition, most networks "hang up" when one 
of the components fails catastrophically. The technique 
by Breen and Webb (:142) mentioned earlier , is>~ designed 
to handle the catastrophic fault using linear d.c. or 
a.c. network models. Their method simulates this type 
of fault by setting parameters to very small values and 
to very large values and computes the output under 
the se condi ti ons. 
Assuming one-at-a-time degradation failures only, 
information for a network output can be developed and 
presented in the planar space representation. This 
information can be applied directly to the test 
development problem0 However', before proceeding with 
this objective, a variation in the presentation of signal 
information will be introduced. This variation will be 
termed the signal cube representation. It permits a 
geometric interpretation of the output signal information 
which is slightly more general and potentially more 
useful than the planar description. 
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2.7.1 Cubic Signal Spaces 
It will have become apparent that diagnosi,s involves 
not only the generation, but also the storage and 
processing of large quantities of information. Methods 
which simplify any stage of the process are highly 
desirable. The cubic Signal space representation possesses 
several attractive features. First, information is 
generated in the same form as required for planar signal 
interpretation. Second, geometric insight into the 
process of describing a fault can be gained. And third, 
the amount of information that must be stored can be 
substantially reduced. 
Suppose that test fo r the network shown in Figure 2.12 
1---..p1 
u 
Initial State 
Figure 2.12 
are to be developed . 'The parameters can be set to various 
values and the outputs recorded. Because the network is 
analogue, the outputs will be continuous functions of time. 
For one set of parameter values, y n single trajectories 
will result. . In general, there will be a different 
trajectory described by each y. and for each different 
, J 
set of parameter values. For all sets of parameters in 
the network shown in Figure 2.12, an output trajectory 
envelope for each output will be described. The range 
of the output during any sampling interval tl can be 
thought of as occupying an area in the planar signal 
space. An example of this is shown in Figure 2.13. Three 
outputs are ,shown and the three ranges during the interval 
tl are cross hatched. For signal cube developments we 
will assume that the range is defined as 
[y.(max)(t i ) -y.(min)(t i )]. In Figure 2.13, the cross , J J 
· tched areas exaggerate the width of the sample taken 
at tio We can now consider methods for condensing 
information in the quantized time-range form; this 
condensation will subsequently be related to parameter 
perturbation information. 
t -~---~~~~~~---------------. 
Signal Ensembles 
Figure 2.13 
2.7.1.0 Conversion of Sequences to Points 
t 
t 
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Any sequence containing M elements can be regarded as 
representing a point in M dimensional Euclidean space. 
The sequence elements may be ordered arbitrarily or by 
their natural appearance in time or space. By 
associating a co-ordinate wi th each element in the 
sequence, a cartesian co-ordinate system may be developed 
for the sequence. The parameter set can be condensed by 
similar methods. For example, Jrigure 2.14 shows three 
three-dimensional co-ordinate systems. Figure 2.14(a) 
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shows the parameter space which is defined by associating 
a co-ordinate with values of each of three parameters. 
It is assumed that the parameters are measured at one 
value of time te and that the measurement is exact. A· 
space having different properties is defined for the 
quantized-sampled output signal. In Figure 2.14(b), the 
cubic output signal representation for three different 
times is shown. It is assumed that the value is known 
only to within a quantization level. The quantization 
interval has a width of 26y. If the sequence of points 
shown in Figure 2.8 were plotted on this co-ordinate 
system, the result would be a point. Because we are 
gOing to specify values only to within an interval, the 
signal is represented as a cube. Figure 2.14(b) could 
be described as representing the single record of one 
output signal of the type illustrated in Figure 2.13. 
If the ensemble value is desired for a given point in 
time, Figure 2.14(c) would be the appropriate 
descrip tion. 
/ 
I / 
- _ .. --- ". - .- -.,,!, , 
t e = constant 
(a) 
Parameter 
The dimensions of these 
integer number. If' the 
time t e, is . confined to 
spaces can be increased to any pa3:lti v e 
signal value at each point in 
a point, the e = M max 
dimensional space will contain a point describing the 
set of samples such as shown in FigUre 2,,8. For 
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the quantized signal spaces defined by the illustrations 
of Figure 2$14 (b) and (c)~ the description is in terms 
of a cube or hypercube. The dimensions of a cube may be 
regarded as a measure of the undertainty in the value of 
the actual point which lies some place within the cube" 
2 .. 7.2 Signal Cubes and Parameter Variations 
We pause at this point to discuss the effect of noise 
on the outpute The discussion is superficial. Because 
quantization of the signals is assumed, noise will change 
the instantaneous value of the signal but under normal 
conditions we assume that the effect will be to move the 
signal within the given cube. In essence, it is assumed 
that noise causes time dependent variations in the 
signal about the mean value which is y. and that noise 
J 
moves the value around within the interval ±6y. In other 
words, the expected value of the signal lies at the zero 
noise level between the limits of the quantization level. 
For a perturbation algorithm described in Section 2.8.2 
using planar signal descriptions, the computations are 
assumed to be noise free. To apply information developed 
in a noise free environment to noisy a posteriori testing, 
averaging techniques will be required. If averaging 
techniqQes are not employed, confidence in results will 
not be highco! 0 
If a given parameter is continuously varied and the 
noise free network output is measured for each 
infinitesimal variation, then the mapping performed by 
the network will change as a function of the parameter 
setting provided the condition given by Equation 2,,11 holds. 
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This change in mapping will be reflected as a shift in 
the signal cube. The shift will, in general, depend on 
the parameter being changed and on value of the parameter, 
all other controllable variables being held constant. 
The shift in the signal cube corresponds to a change in 
signal quantization level during one sample interval. 
An interesting phenomenon occurs in the geometry of 
the output signal space. As the signal in one co-ordinate 
changes level, the entire cube (its faces) changes except 
for the face corresponding to the altered co-ordinate~ 
Hence, given two adjacent ndimensionail cubes which sh\1re 
a common face in the n dimensional Euc1;td:ci.anL space, the 
co-ordina t~>axis intersected by a hyperpl,ane formed by 
an extension of the face common to the twq adjacent cubes 
corresponds to the signal which has changed i to form the 
new cube 0 The co-ordinate axis val ue which is intersected 
will be called the face value. 
28783 Test Development Using Cubic Signal Spaces 
The notion of the signal cube can be used to develop 
a fault detection and isolati on scheme e Subsequently, 
we shall describe corresponding planar methods. 
First of all, assume again that a given network with 
fixed IICOS conditions is prescribed and that the input and 
initial state combination excite all modes of the 
network. In addition, assume that perfect sampling 
which measures the signal at a fixed instant within the 
interval 6t and to within ±6y can be obtained. 
To develop diagnostic information using the cubic 
description, all parameters in the network model are 
first set to their nominal value and the time domain 
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solution at the prescribed sampling instants is obtained. 
The output si gnal values y. ± 6.y at each discrete time 
J 
instant t* define the good cube in M dimensional space 
where M is the total number of samples. Next, the first 
parameter Pi is varied continuously or in extremely small 
increments until the cube shifts in one co-ordinate. 
These shifts will preserve one face in common to the old 
i 
and new cube. The value of the parameter p , and the 
i 
face value at which the change occurred are recorded. 
The parameter is varied in the same direction until 
another change oc curs and p2 is recorded along wi th the 
, i 
face value. This procedure is continued until all 
parameters have been varied one-at-a-time through their 
respective ranges and the face value recorded for each. 
Using a signal cube description and noting that initial 
departures from the good cube (which is defined by the 
good output signal) may be different, we can state the 
following theorem. 
Theorem 3 
Given an analogue network containing m parameters and 
having fixed IICOS conditions, the minimum number 
of oo-6rdinatescorresp6nq.ing to::M:sampl~s ihc)the 
,.' ill quantrised cubie, signal·' spac~ E~; requi.red fdrfaul t 
isolation is Im/21. A fault corresponds to any 
parameter value which causes the output to lie outside 
the design value in one (or more) co-ordinate 
posi tion( s). I I means "nearest integer" .. 
The proof follows easily from the fact that if the signal 
space has dimensi ons Mcubie13' have 2M faces. For fault 
isolation, the input-output mapping defined by the net-
work must result in unigue departure directions from the 
cube defined by the good output. It can only be unique 
for 2M faces. Hence the least number of co-ordinates is 
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m/2 or the nearest integer upward. In practical networks, 
deviations of a given parameter in one direction will 
usually cause a face value different from the face value 
due to changes in the opposite direction. Hence a more 
realistic condi tion is M ~ m. The lower limit (and the 
most efficient test) under this assumption would be M:: m. 
This is of course not in general sufficient. This can 
be illustrated by the following example. 
Figure 2.15(a) shows a network output Yj' sampled at 
two points in time t and t. The network is known to 
1 2 
contain two parameters. Deviations in parameter values 
cause changes in the output cube and the changes are 
recorded as outlined in the previous section. An example 
givinK, some of the possibilities is shown in Figure 
2.15(a). The cross-hatched cube in Figure 2.15(a) 
indicates the good operating conditions and the deviations 
for p and p and the corresponding output values are 1 2 
coded by the symbols - and + respectively. The set of 
cubes intersected during the excursion of a given 
parameter from one of its extremes to the other defines 
a parameter path. The set of parameter co-ordinates 
versus value for any test is givt;)Il in the parameter drift 
table shown in Figure 2.15(b). The superscript (-) 
notation of the parameters indicates values down from 
nominal. No sign indicates upward drift. Superscript 
"0" on a parameter denotes the nominal value. Using the 
'~ parameter drift table, a parameter range-cube co-ordinate 
table can be compiled as shown in Figure 2.15(c). 
The parameter range-cube co-ordinate table shows the 
parameter range over which the output cube remains 
invariant. This table is important because it enables 
the hereto fore discrete techniques to apply to the 
quasi-continuous situation. The continuous variation is 
what occurs in reality. The discrete techniques are 
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used for computational convenience. 
The information given in Figure2.15(c) can be better 
appreciated by referring back to Figur~ 2.11. It was 
shown in Figure 2.11 that variations wi'thin certain 
intervals causes no observable effect in the quantized 
output signal. The reader may verify that in this 
figure, only 12 intervals are required to define the 
parameter values. This number is, of course, dependent 
on the quantization range 26y. Now in Figure 2.15(c), 
information is developed by noting that the parameter 
value range over which the signal cube is fixed can be 
got from the parameter drift table. For example, the 
2 " ..,,11 
values of the parameter P2 satisfying p; < P~ < P2 gives 
an output signal whose coordinates are [y(t 1 ),y(t2 )] = (5,3). 
This can be verified by checking the first row in the 
parameter range-cube co-ordinate table in Figure 2.15(c). 
From this discussionc'tand Figure 2.15, it can be seen 
for example, that if a parameter is changed to a value 
which causes the ou tput cube to show "single occupancy" 
* for example: (3,2), (4,2), (5,2), (6,2) or (7,2) , then 
parameter values giving rise to outputs whose co-
ordinates define this cube can be isolated from all 
others. For the five co-ordinates listed, the first two 
indicate Pi faulty and the latter three implicate P2. 
If a cube has "double occupancy", two possibilities exist 
and so on. 
Intuitively, if no two parameter paths intersect in 
anyone cube, the faults are isolatable for all 
parameter values. The fewer the number of intersections, 
* ( ) denotes the Cartesian co-ordinates of a cube. 
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the greater the isolation capability. The parameter path 
and parameter drift table for a given network can be 
used to compute the testability for t~e network using 
the given test. 
The testability measure for fault isolation considering 
one-at-a-time variations and given IICOS conditions and a 
cubic space procedure is defined by: 
Testability (I.F.C.) = 
OubeE:J;,intersecte,d, PiT-I. a';·i03(tngle 1?~~:t':qme,ter pat,:p, , 
Total cubes occupied 
I.F.C. means "Isolatable using Fault Cube procedures". 
There are several ways to improve the detection and 
isolation using cubic reduction methods. The input may 
be changed (although this is not always possible for on- ' 
line methods), the input record may be lengthened, or the 
output dimensions may be increqsed. It may be necessary 
to use a combination of these to effect an improvement. 
A different interpretation of the quantized signal 
space approach permits test methods to be extended to 
fault detection. The test is based on the binary 
, .' relations: p. <po (low) or p. > p. (high). l l l l 
For a particular test if a fault causes the signal 
cube to change in one co-ordinate position, the fault is 
detectable. Suppose that p. >p. (high) and p. <Pi (low) l l l 
cause output values outsi.de the good trajectory range. 
By definition, a fault corresponds to the conditions 
IP. (lOW) > p·l or IP·:> p. (high)l. Then any p. > p. (high) l l l l l l 
or p. <po (low) which causes the output cube to be 
l l 
different from the range of good cubes is a detectabl~ 
faul~. The fact that a fault is detecte~ will be denoted 
[F.D,p'l' (low) = TRUE] for all faults p. < p. (lOW) and 
l l 
* low = min and high = max in Figure 2.15. 
-. 
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[F.D.Ili (high) = TRUE] for all faults Pi > Pi (high). Then 
we have the following definition: 
N 
Testability (DeF.O.) = 
.~ F.D.Il· (low) + F.D.Il l· (high) l=:1. l 
2N 
where N is the number of Ilarameters. If F.D.Ili ( • ) is 
true, a 1 is added to the numerator, otherwise nothing is 
added. DGF.O. means "Detectability using Fault Oube 
Ilrocedures." Fixed IIOOS condi tions are assumed and the 
SEPD method is used to obtain the information. 
2.7.4 An Algorithm for ComIluting Parameter Paths 
Using Perturba)tion 
It is assumed. that a network model is available and 
that the IIOOS conditions can be stiIlulated. Using the 
following algorithm, information for the signal Illane 
and signal cube test methods can be develoIled using a 
digital comIluter Ilrogram. Parameter values are varied in 
discrete amounts and outIlut signal information is 
quantized. 
Algorithm 
1 • 
2. 
Set all network model Ilarameters to nominal 
(mean) value s ~ 
* Solve for outIlut values at discrete times t • 
SIlace samIlling intervals 6t aIlart. Find M 
samIlles for each outIlut. 
3. Quanti ze ou tIlu t value s by one of the following 
methods: 
(a) Use a Ilre-selected quantization 26y. If 
y (interval time =:k~) is [yg-6y]~y~ 
[yq + 6.y], then set y = yq. q denotes 
quantization level .. 
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OR 
(b)(i) Compute [y(t) -y(t-1)] and [y(t) -y(t+1 )]. 
Are both negative? I~ 'yes', call large 
one -6y(t). I~ one is negative, call it 
-i:',y( t) • I~ both are posi ti ve, use pre-
selected 6y~' • 
~ (ii) Repeat computation to determine upper 
quantization level. Use [y( t-1 ) - y( t)] 
and [y(t-1) - y(t)]. Repeat three 'I~I 
computations in 3(b)(i) except look ~or 
posl tive terms this time. 
~." This completes the quantized planar space 
description. Note that ~or computation 3(b), 
the space is not described by e~ui-dimensioned 
rectangles. Ordinarily, the quantization will 
be dictated by measurement accuracies. Hence, 
3(a) will be pre~erred. 
5. Set the ~irst parameter to a positive deviation 
p ~ + 6p. 
6. Compute the output(s) using the same sampling 
intervals:J selected. in 2. 
7. Record the quantization level-time interval pairs 
which are di~~erent ~rom the mean values. 
8. Successively step Pi to its maximum limit, 
computing the output ~or each value and recording 
the o~tputs which are di~~erent ~rom the mean and 
~rom any previous computation. (Note that unless 
3(a) is used, an elaborate method will be needed 
to keep track o~ the non-uni~orm quantization.) 
9. Repeat 5-8 ~or each parameter, recording 
[quant.ization level-interval-parameter value] 
triples. 
1 o. Per~orm the 5-8 computations but in this case, 
use p. - 6p. values. 
l l 
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The information generated can be used for a parameter 
path study. The information is stored in an array as 
follows: 
OUTPUT VALUE - INTERVAL,/' 
PARAMETER 
~ 
SETTING t/, 1 2 3 4 5 . . . M 
, , , .. , 
- , - ~ , ' 
Note ,( that for a network with 50 parameters, using 20. 
variations and 50 time intervals, 50,000 st~rage locations 
would be required for the 50 x 20 x 50 array to hold the 
information. However, only a few outputs will deviate 
from the previous value so many of the rows in the above 
table may be empty. A dynamic storage scheme can be 
used to limit the memory requirements. There are various 
ways to reduce the storage requirements even more. For 
example, the array may be a linear array of words, 
sufficient in length to hold 8 place integer digits •. 
By coding the outputs on a relative-to-nominal basis, 
(assuming fixed quantization levels), a typical code 
could be 
which would mean: the 25th parameter set to its nominal 
setting (50 indicating nominal), output value 6 
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quantization levels down from nominal (44), output number 
7 during the 3rd time interval. Using this "relative to 
nominal" scheme, lar~i,a.mounts oi' informatlon can be 
stored efficiently in integer format. 
Using the quantized signal space approach in 
conjunction with information generated by the above 
algorithm, parameter paths and parameter path inter-
sections can be found. In addition, a fault dictionary 
can be developed using different arrangements of the 
above information. 
A change in the variation routine which is useful 
for generating fault isolation information can be 
described as follows. 
Each time a parameter is varied, the output sequence 
is checked to see if more than one level has changed. If 
two or more levels have changed, the value is decreased 
incrementally until just one level changes. If no changes 
occur during the first variation, obviously the parameter 
value will be increased. Considering again only one-at-a-
time variations, it is possible to develop the hypercube 
departure planes mentioned in Section 2.7.3. This permits 
the application of discrete signal, technique to continuous 
changes in the parameter values. For example, a Single 
output deviation versus parameter value might be the 
following 
-14 -10 -5 -4 -2 +1 +6 +10 +15 p p p p p p p p p 
f I I I I I I I l~r_.J I I I I I ~ 
-2 -1 Nominal 1 2 3 -4 -3 
y j (Lower) Value y j (Upper) 
This plot shows that if Yj 1S in level 2, the parameter 
value lies in the range . p+6 to p+10 • In this scheme, 
r 
the parameter value changes may occur on the continuum 
except at the borders o~ the quantization levels. 
2.8 TEST DEVELOPMENT USING PLANAR SIGNAL SPACES 
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The cubic method is pre~erred ~or developing diagnostic 
i~ormation in most cases. It leads to economic methods 
~or storing the test i~ormation. However, using planar 
descriptions o~ Section 2.7.0, ~ault detection and 
isolation schemes. may be developed. Methods implied by 
Theorems 1 and 2 do not use amplitude in~ormation. Only 
the change in a particular signal ~rom the good value 
* during a speci~ied s~mpling interval is. considered • 
This method requires very little in~ormation storage 
when used ~or ~ault detection. A time domain signature 
technique will now be described similar to the one due to 
Berkowitz in the ~requency domain. This will be ~ollowed 
by a second method called the modi~ied set di~~erence 
which uses the amplitude in~ormation and applies the set 
di~~erence de~inition des.cribed in Section 2.7.1. A 
testing diagram is used to reduce the i~ormation to 
obtain ~ault isolation in~ormation. The reduction can 
be considered as a sequential or serial test. 
2.8.0 Tabular-Signature Method 
The method ~or reducing and displaying the multiple 
output network trajectory in~ormation in tabular ~orm is 
best illustrated with an. example. A table is developed 
like that shown in Figure 2.16. Parameters are set 
one-at-m-time to their maximum and minimum values. 
* It was mentioned previously and should be reiterated 
here that the tests result in a decision which 
corresponds to a binary relation. (See Chapter 1 , 
Section 1 G 7,,2.2) 
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Multiple Output Trajectory Display 
Parameter Time 
Value Interva ,Vi Y2 Ys • . • • . . • Ym 
-ti 
t2 
t8 
:P (MAX) • • 
• 
· • 
tM 
1):t 
(;2 --
1) 
l' (MIN) :3 
· • 
· • , 
bM 
1 i 
Figure 2.16 
The outputs are described as trajectories in the discrete 
signal space for sampling times t:i. to t M, and are 
similar to those shown in Figure 2.13. The signature 
used in the table is developed by listing the values for 
Yj for a given parameter setting at times t i , through 
tMo Once the table is developed, it can be ordered 
according to the decimal magnitude of the number formed 
by the signature tyj(t.e) J ° The signature and associated 
parameter setting for each interval and each output can 
be stored on magnetic tape or disc and later interrogated 
during a posteriori diagnosis. The procedure describes 
a combinational test followed by a comparison. 
The application of this method requires the 
assumption that in the real system, the parameters will 
drift one-at-a-time. By comparing signatures which are 
compiled during the a- -priori stage with those obtained 
for an actual network, the most likely fault can be 
selected. If this method is applied to fault isolation, 
when used in conjunction with parameter value 
distribution information(63,s1), the confidence in a 
decision that a particular parameter is responsible for 
a given output can be made ~uantitative. In addition, 
finer increments in the parameters, say Po-6p o ~ p ~ Po + Po 
are used, the fault resolution of the method will be 
improvedu However 9 the method described in the next 
section which uses a multiple step decision process is 
believed to proffer the best fault isolation method if 
continuous changes in parameters are assumed to prevail. 
:2.8.1 Modified Set Difference Method 
Fixed percentage changes in the parameters will cause 
a shift in the trajectory by different amounts for each 
parameter setting during any time interval. One measure 
of the trajectory change might simply be 
[6t . (y~ax _ yl~in)t n J. Another and perhaps more useful 
J J {-
measure of the change in trajectory wi th changes in 
t · I . 0 (max min) l' h b parame er va ue lS y.. y. - y. wnc can e J . J J 
regarded as the moment of the area about the time axis. 
y~ is the expected value of y. for parameter set po. 
J J 
The measure of parameter influence that will be applied 
here is simply the difference in the min-max value 
obtained for all given parameter pairs. This approach 
will now be clarified by using a geometric interpretation. 
Any two parameters which are varied through their 
respective ranges and which give identical trajectory 
ranges (y~ax _ y~in) for all j and in all time intervals 
J J 
tt cannot be distinguished by information from the 
outputs. However, if the output values are different 
for. a small range of the two parameter perturbations, 
it may be possible to develop a method for discriminating 
between the two. Suppose that a parameter domain 
contains a range of values which gives a sub-set of 
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trajectory values ~y.(pq)~ which are dirrerent rrom all 
J r 
others ror a particular output and during a particular 
time interval. The rault corresponding to the range or 
values is derinitely isolateable. A possibly 
isolateable rault (as used in this context) can be 
isolated ir a testing diagram is developed over several 
outputs and ror several time intervals. The idea can be 
illustrated by rirst considering the signal description 
shown in Figure 2.17. 
Ay.(t l ) J 
P4-
Interval tl 
2 max y. = y. 
J J 
y~ 
J 
P s' P 4- ~~~~~rlI t Non-discriminating zone 
Signal Sample 
Figure 2017 
continuous one-
at-a-time 
variation gives 
output traject-
ory limits shown 
y cross-hatch-
ing. 
This rigure shows the min-max trajectory limits ror an 
output Yj during the time interval, teo For clarity, 
the errect or only rour parameters is shown and the 
ranges corresponding to respective parameter ranges are 
cross-hatCbed or shaded. The good trajectory lies wi thin 
some discrete level or range or levels in the 
noh-discriminating zone. The non-discriminating zone 
covers all parameters and variations within this zone and 
cannot be attributed to any single parameter. However, 
it can be seen that ~4- values may be held responsible 
ror value s or y. in the region between ~.1 and ~~. 
J . J J 
y:, may be attributed to either 
J ··1 . t.p t a Slml arplc ure ~or each ime 
Similarly, values or the output lying in the range ~. to 
. J 
Ps or P4-0 There will be 
interval tt. 
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Assuming that several outputs are available and that 
the output sequence is of sufficient lengthga testing 
1/ 
diagram can be used to develop a decision algorithm to 
isolate the parameter(s) responsible for a fault (or 
faults) provided a) the value of some of the outputs lie 
outside the non-discriminating ·zones and b) the testing 
diagram terminates in a non-empty set. If the terminating 
element of the testing diagram contains a single element, 
the fault may be isolated to a single parameter. If it 
contains more than one element, then any of the elements 
in the set may be held responsible. If the probability 
of the parameter drifts are known, this information can 
be used to develop a listing of the "most likely cause" 
elements. 
The idea of the testing diagram can be illustrated 
by the example shown in Figure 2.18. Each box shows the 
parameters which will cause the particular output to be 
the given value during the time interval t t. The 
parameters shown in each box can be regarded as 
representing the uncertainty that a certain output y .. 
J 
during ti is due to a parameter setting in the range of 
allowable values for Pr. The testing diagram represents 
the serial decision process for reducing the uncertainty 
of which parameter (or parameters) is responsible for 
giving the values for each of the three outputs during 
the three time intervals shown. The intersection of the 
likely parameters is taken during each interval to 
I 
narrow down the suspects. In addition an intersection 
is performed over the range of samples and the 
terminating element(s) is the parameter or parameters 
which has caused the variation. In Figure 2.18, the 
test terminates in the decision that ~5 is responsible 
for the nine output signal samples obtained. Kautz(6~) 
(19 ) 
and Brule et.al· have good discussions of testing 
diagram applications. 
Sample Interval 
~ 
I 
t1 t2 ts 
Pi P 2P4 I!5 I!1 P 2 .P S P4 Pi P 2 P 4 P5 
Y1 P6 P 7 Pe 
0 
~ P8 P10 P 6 P 7 U D P 9 Pi 0 P:! S T U 
P R 
U I 
T N 
G 
V 
A T 
Pi Ps P4 li5 P:a Ps P4 P 5 Pi P2 Ps L I U M 
Y2 li6 P 7 PeP e P 6 P'7 ~ I ~ P 5 P 6 E E 
l'i0:P12 P~CL P11 P1 R Ps P10 P 12 te 
c I 
o N 
T 
M E 
P-
U R 
T V 
Pi P 2 P S P 4 P 2 P s P 4 Pi P2 P 3 
E A 
P 5 P 6 P 7 -- P 5 P 6 P 7 P4 P 5 P 6 
D L 
Y3 1>'1 J?s P 9 P e P 10 P 11 P10PU P 12 
.i 
U n n n 
N E Ii II II 
C L 
Pi P4 P 5 E M P 2 P s P 5 P 1 P 2 P 4 P 5 
R E = P 5 
T N P 6 P e P 10 P 6 P 7 Pe J? 1 0 
A T 
I S 
N 
T 
Y 
s [Pi (Y1 ,t l ) npi (y~ ,t l ) npi (ys,t l )] Decision = n l=1 
Figure 2.18 
2.9 PSEUDO CORRELATION 
2.9.0 Introduction 
Chronologically in this study, pseudo correlation was 
the :first network diagnostic technique to be investigated. 
It is essentially a method :for encoding output signal 
in:formation obtained :from a network model. The model 
must be useful :for simulating both :fault-:free and :faulty 
modes o:f operation. The encoding is achi$ved by a 
trans:formation on the sampled output signal record and 
can be regarded as a,_.,;mapping :from a sequence o:f real 
numbers to a single real number. This many-to-one type 
o:f transformation bears some resemblance to cross 
correlation. For this reason, it has been termwpseudo;" 
correlation. A set o:f pseudo-correlation values 
generated by this method a priori is use:ful :for :fault 
rfF) detection and :for indexing a fault dictionary' i!Jj7; :for 
:fault isolation. The a posteriori values are measured 
and compared with a priori generated values until a match 
is :found; decoding o:f the information using a dictionary 
scheme is thus accomplished. 
2.9.1 Basic Discrete Signal Technique 
An analogue network having-"f,i:x:ed IICOS condi tions 
will have an output signal .,;y(u;E~f;) which is n x 1 • 
"Jt,::::.'~<-: ' ' 
Considering a single . component of the vector say 
(yCg,P, t), or y j Cg,P ~ t) or y), we will ·mul tiply this 
component by wn to obtain wn • y(u,P,t), where w> 0 and 
, -
integer and n = 0,1 ,2,3, ••• ,M. I:f the' output signal is 
sampled every: L.t seconds and the product o:f wn • y 
summed :for M samples, a value 'lj!(M) . is obtained. The 
operation will be written 
M-t 
'lj!(M) = L wny(:£,p ;nL.t) 
n=@ 
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and the runction o/(n) is termed the pseudo correlation 
runction. Without any loss or generality we will write, 
M 
0/ ( n) I p = L wny ( n ) 2 • 42 
n={'l 
where M + 1 is the actual number or samples including the 
sample at n,= 0 => t = O. The value or the pseudo 
! correlatio~ is written o/(M) - argument sUbstituted - and 
the runction is written o/(n). We will sometimes use 
o/(M,w)to show explicitly, dependence or the value or 0/ 
on Mc,aiid w. 
The value or the pseudo correlatio~ depends on~, P, 
IV 
nand 6t. If ~ and 6t ,~,~and the iui t~al state, are always 
the same ror each computatj.Qn(fori'ixed M, o/(M) varies 
with P only. The value or the pseudo ~orrelation with 
all parameters set to good conditions 1s written o/(M)lpO& 
A necessary condition ror f'aultdetectiou is 
o/(M) Ipo J o/(M) IpJpo. We n9te:'tha}tth~l?e, ,may be many j 
( ri ni te) M' s 0 r no M whi ch wi 11 sa tisf'y thi s condi t ion. 
An important practical consideration is that the 
magnitude or the dirrerence between o/(M)!po and any other 
value say, o/(M) Ip; i~e. o/(M)lpo -o/(M)tpq*~ , must be 
surriciently large to be resolv~d bycom£uting methods 
j' 
develoJ;led ror the digital computer. Equally important, 
the dirrerence must be large enough to be resolved on 
measuring equipment that will be used in a posteriori 
diagnosis. 
An example will illustrate the procedure ror developing 
pseudo correlation which can be used ror rault detection 
and isolation. For this example, we will suppose that 
a) the samJ;lled analogue output signal rrom a network is 
quantized into two levels 0 and 1 and that b) the 
occurrence or a rault causes at least one quantization 
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level to change in one or more sampling intervals. The 
availability of a model of the network which can be used 
for parameter variation to simulate faults is implied. 
The assumption that a fault will cause the output value 
during at least one sampling interval to change if only 
two levels are used is probably fallacious for most real 
. analogue networks, particularly if faults are assumed to 
be due to component parameter drift. This assumption 
becomes less obje¢tionable for an increasing number of 
quantization levels. For present purposes, the reader 
may regard the two .level assumption as a convenience 
which has been adopted to simplify the illustration. 
Figure 2.19 shows a plot of the good output Y(Q,p~t) 
obtained from the network. The signal is sampled at 13 
1 LEVEL 
5 6 1'-0 11 12 
M 
Figure 2.19 
points in time at intervals 6t. Using delta function (14 8) 
notation .. we can write an expression for the good 
sampled output signal as 
t 
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:J:2 
Y(L!,pO,t*) = L cf(t-oot)Y(ll,pO,t) 2.43 
n=© 
where cf(t - n6t) is the del ta function taken at time n6t·~, 
The quantized sampled output signal is given by 
* C for y(u,P,t ) ~ Lo 'Y(ll,P,n) = * 2.44 for Y(ll,P,t ) < L 
° 
where L
o 
is called the quantization threshold and may be 
taken as the average value of y, or selected by some other 
suitable criterion. For example, it may be selected to 
give the most zero crossings over the sampling period, M. 
For the signal in Figure 2.19 we can write 
y(!:~,pO,n) = 1100010000100; n = 0,1,2, ••• ,12 
Computing the pseudo correlation for y(u,pO ,n) using w = 2 
and interval 6t we obtain using Equation 2.42 
M 
1/I(n) = L 2ny(pO,n6t), (u dropped) 
n=g 
which gives 
1/1(12) = 1 .2° + 1 .2 1 + 1 .2 5 + 1 .2 10 2.46 
= 1059 
A convenient method for recording this result is to write: 
(pO,1059), which can be used to mean: For the fault free 
system, the pseudo correlation is 1059. 
For each possible parameter condition corresponding 
to a fault, p~, the pseudo correlation can be computed 
and a list of fault-pseudo correlation pairs results. 
If the assumption that a fault causes a change to occur$ 
~ ,\. 
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in at least one quantization level is valid, then for N 
faults there will be N ordered pairs (P~,~(M)lpq). The 
value of the correlation will be different fromr the value 
of W(M)lpo by the original assumption, b). Fault 
detection is automatic. ~(M) is computed a posteriori 
from data obtained for the network whose state of repair 
is uncertain. If the value:-computed (a priori) or 
(a pos teriori) = is different from 1059, the network is 
judged to be faulty. 
Faul t isolation is accomplished by using the pseudo 
correIa tion· values on a direct compa'rison basis. For a 
system in which a fault has been detected, a comparison 
of the measured-computed pseud? correlation with the 
a priori computed values is made until the two equal 
values are found. If more than one of the computed values 
is the same, then for the particular IIGOS conditions, 
single fault resolution is not possible. The 
testability measures for Fault Detection and Fault 
Isolation for the pseudo correlation method can be 
written 
Testabili ty (F.D.) 
~(M) Values Different From ~(M)lpo 
= N 
Testability (F.I.) - Total Different t(M) Values N+1 
where N is the number of faults. The value of the 
testability will depend on the IIGOS conditions, on the 
number of quantization levels, and on the number of 
samples, M, used to compute ~. 
2.902 Remarks on Example 
The method used in the illustration in Section 2.9.1 
can be generalized to handle output information quantized 
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into a number of levels greater .than 2. In general, the 
number of unique values for ~(M), (Equation 2.42) is LM 
where L = w is the number of quantization levels and M 
is the number of samples. In the previ ous example, there 
were 2~3 different possible pseudo correlation val~s. 
This corresponds to being able to distinguish a potential 
maximum number of N = 4095 different faults. In pr~ctice, 
the number which can actu~b.ly be isola ted will be l~s/s 
I' 
than theoretically predicted because one fault may give 
a number of different values (e.g. a drift fault) or 
resolution will be impaired by a condi tiOl). where different 
faults give the same pseudo correlation value (e.g. 
catastrophic faults). 
The value of the pseudo correlation ~(M) using wn is 
integer pr6vided w is integer and y i~ integer. If w = L, 
L integer"and L gets reasonably large,say 5, for example, 
then for a particular pseudo correlation encoding which 
uses M = 20, there are potentially 
520 ~ 95,370,000,000,000 
different possible unique integer values. If these values 
are written on magnetic tape at about 1000 numbers per 
inch; it will take roughly 150,000 miles of tape. Sorting 
these presents some difficulties! 
There are practical, theoretical, and computational 
problems which limit the efficacy and impede the 
development of pseudo correlation methods for diagnosis. 
The practical limitation in developing pseudo correlation 
information is related to the inherent accuracy of the 
model. The a posteriori practical limitation is one of 
measuring the actual system to the required accuracy. 
The a priori limitations may be regarded as model 
specification problems. To develop a particular 
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pseudo correlation it is necessary to select the IIOOS 
conditions, the number of quantization levels used, and 
, 
the number of samples M to be ~ed. Basically, for a 
given network with given IIOOS conditions, we would like 
to know: What are the optimal values for Land M? The 
answer to this will~ of~0urse, depend in a complex way 
on the particular network's characteristics. The second 
problem is that of computing large numbers. If the 
computer used to compute ~(M)lp has registers of length 
A, integer number:Jcomputations in the computer are 
confined to ±2A _1 where A is typically 12,16,24,32,36, 
48 or 64 for different computers. To isolate N faults 
requires N + 1 unique pseudo correlati on value s. To 
obtain this number for a register length A requires the 
condition 
where L is the number of quantization levels and M is 
the number of samples. 
2.9.3 Generalized Pseudo Oorrelation 
2.48 
The definition for pseudo correlation can be 
generalized by letting w be something other than an 
integer exponential function. In general, we can write 
(assuming a sampled output) 
M+1 samples 
or for fixed interval samples 
M L w(n6t)6'(t - n6t)y(y,p,t) 
lln=O 
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from Equation 2.43. Altering the notation slightly we 
get 
M 
= L· w(n6 t)Y(Q,P,n6t) 
n=o 
where w(n6t) can be regarded as a discrete but not 
necessarily integer function of the n = 0,1,2, •.•• The 
output is sampledllat the same time and rate as we. We do 
not necessarily assume that y is quantized. An example 
which for illustrative purposes quantizes the output 
signal to the nearest integer value can be used to 
illustrate the method for developing a w function which 
is useful for computing ~(M). 
The simple three parameter network is shown in 
Figure 2.20(a). It is assumed that each parameter has 3 
fault settings and one good setting. Parameter settings 
(faults) are as usual assumed to occur one-at-a-time. 
The output, quantized to the nearest integer, for both 
the good and bad networks is shown in Figure 2.20(b). 
The value for the sum ~ can be regarded as ~(2) with 
W(Mt) = 1 for n¢; 0,1 ,2. 
Notice that the ~ values in Figure 2.20 have 3 tic~s 
(rows 5,8 and 9) in the column indicating that only three 
of the values are the same as previous row values. In 
this case, computing ~ enables a fault·to be isolated 
in all but four cases. In these cases, the fault is 
one of two possible faults. The re@aining fault row 8, 
gives an output the same as the good output. 
A weighting function w can be constructed and 
incorporated to improve the fault isolation capability 
for the particular IIGOS test conditions. If for 
example, we use a W defined by w(n6t) = f4,1,1 3; n = 0,1 ,2, 
G 
1 
2 
3 
4 
5 
6 
7 
8 
9 
NETWORK 
(a) 
PARAMETER ~ OUTPUT SEQUENCES SETTING VALUES Y i (£, P , n6T ) 
pO 15 2 5 8 
p:l; i 14 3 6 5 
p2 i 10 3 6 1 
p3 13 3 2 8 i 
pi 9 4 4 2 2 
V' 
p2 10 2 2 5 3 
3 P2 17 4 5 8 
pi 3 12 4 6 2 
V p2 3 15 2 5 8 
-1/ 
p3 3 14 1 5 8 
SAMPLE n=O n=1 n=2 
Pseudo correlation ~ornetw6rk 
with w = 1 (n6t) and ~ = 1/1(2) 
. Figure 2.20 
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and weight each sequence element by the appropriate w, 
we obtain the ~(2) versus P table shown in Figure 2.21. 
It is developed from Equation 2.50 by applying the 
information from the table in Figure 2.20 along with the 
specified w function. Using w(n6t) = ~4,1,1~, 
"'--'--r--. 
4 6 8 G 1 2 3 5 7 9 
p pO pi i p2 i 
p3 
i 
pi 
.2 p2 2 
p3 
2 
pi 
3 
p2 
3 
p3 
3 
~(2) 21 23 19 22 18 16 29 24 21 17 
Figure 2.21 
the values for ~(2) are all different except for the 
faul t corresponding to p~. Because the y values for pO 
P~ are identical,· it will never be possible to select a 
w to distinguish these two cases using the three output 
sample s only. 
Heuristically, the larger the number of output 
samples, the greater the amount of information about the 
network or process. No good rules. for selecting the 
number of output samples required to obtain a 
discriminating set of~(~) values have been discovered. 
This is because the number of levels considered is not 
limited as in the planar and cubic .methods but depends 
on the network. If the network is inherently level 
limited, for example: a clipping network, a lower limit 
on the number of required levels can be obtained using 
Eq-q.a ti on 2.48. 
The reader will appreciate that pseudo correlation 
using the general w(n6t) does not depend on pre-specified 
quantization levels. Rather it uses the uncondi tioned 
, 
values of the outputs for all possible fault condi tions 
to compute a quantity whose value depends on the order 
or the output values and on their magnitude. The 
quantity which we denote ,bY ~(M,w)lp, depends on 
specifying a w(n6t) which operates of the sequence 
element values to perform a type of expansion mapping. 
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If o/(M,w)lp~ is different from o/(M,w)lpo for all P;, then 
o/(M,w) is useful for fault detection studies. If o/(M,w) 
has N+1 different values where N is the number of faults, 
then it is useful for fault isolation. 
The generalized pseudo correlation method is an 
alternative to the cubic and planar methods. Using wn 
weighting functions or the cubic and planar methods can 
lead to the computation and storage of very large numbers. 
The computations may not be compatible with computing 
equipment. However, generalized pseudo correlation does 
not contain this inherent limitation. It does however, 
require a method for sele'cting the weighting function 
w(n6t). 
2.9.4 w Selection Algorithm 
An algorithm for finding a w function useful for 
constructing a o/(n) function which will discriminate 
between various parameter settings in a network model 
will be described •. Implici t is the assum~tion that the 
output terminal(s), structure, initial'state and input 
of both the physical network and its model are fixed. 
The parameters are varied to simulate fault conditions 
by using fixed variations or by applying the perturbation 
algori thm described tn f\ectJon:1,2.'l:;<~;114~' 
The basic idea of the algorithm is to fix the initial 
weighting function to some known sequence of values, 
usually all ones. For a fixed output sequence length, 
and a given w, the value of 0/ for each parameter set is 
then computed. For fault detection, the difference 
between o/(M,w)lpo and all other values is computed. If 
in each case the difference is sufficiently large (large 
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enough to be measured by ordinary techniques), the pseudo 
correlation function for the set of faults corresponding 
to the set tJ?~1" C P~ can be used fo'ra posteriori purposes. 
If fault isolation is the aim, all ~(M,w) values must be 
unique. In either of these two cases, if the required 
,conditions are not met, a neW w must be tried and the 
resulting values again tested for uniqueness. We will 
describe the procedure for developing a~ function for 
fault isolation; fault detection is a special case. 
Suppose that a '~(n,w) function is developed which 
gives two or more values which are the same. For the 
two or more ~ values which are the same, recompute the 
outputs for these faults only. Call n' the first 
interval at which all the outputs differ. Set 
w(n'6t) = w' to a new value which amplifies the difference 
between the set of Yj(n') values. As an illustration, 
suppose that three of the output values which we will 
denote by y j (n')1' Yj(n')2 and Yj(n')3 correspond to three 
fault conditions that give identical ~(M). New values 
for the ~(M), call them ~'(M) which are different from 
the first three ~(M) can be constructed using a 
technique illustrated in the diagram in Figure 2.22. 
AS,sume wi thout 
loss of generality 
that 
Yj(n')1 = 1 
y.(n') = 2 J 2 
y. (n' ) = 3 
J 3 
/ 
/ 
/ 
" /' 
/ 
/ 
--
/ 
/ :12 
/ 
8 
wy~ Wll~,j 
OLD NEW 
Figure 2.22 
In this diagram, values for y j (n')1' Yj(n')2 and Yj(n')3 
are simply multiplied by w to ampli~y their di~~erence 
values. The(GLJ) WYj values are 2,4 and 6. (NEW) w'y, values are shown as 4,8 and 12. 
J 
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The adjusted 
(Note that in 
general, the differences will not be equal@) Hence to 
initiate the ~(M) adjustment, all y(n') values are 
multiplied by Wi. If the network is memoryless, only N 
computations are required to recompute all y(n'). If the 
network contains memory, n'N computations are required; 
in networks with memory, it is desirable and advantageous 
to select n l as small as possible. 
The new value of ~' can be comput13d as ~I = ~= Y jW + Y jW' 
where Wi is the new value of w during the interval 
corresponding to n l and ~ is the prevlous value of' the 
pseudo correlation for the respective yj. Note that the 
computation required is minimzed using this approach. If 
after a finite number of changes in w during interval nl, 
one of the. di fferences ~ j - ~k' j and k are two rows, is 
still zero, a second interval can be used and the procedure 
to adjust w can again be applied. The important point to 
note here is that the upper limit on the number of 
computations can be estimat~d. The upper limit will be: 
No. (w') * No. (M) * No. (N), where No. (Wi) is the 
maximum number of variations in w during any time interval, 
No. (M) is the total number of samples and No. (N) is the 
number of functions computed. It will be roughly 1 plus 
the number of faults. 
The algorithm does not guarantee a solution. If, 
however, one exists for the particular w selection policy, 
the number of computations required to find a w which 
gives distinguishability wil~ usually be less than uSing 
a scheme which randomly selects an interval. Improvement 
in the algorithm will result if a weighting scheme is 
used to select the best interval to adjust, assuming two 
or more intervals have different values for y for the 
given fault conditions. 
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2.9.5 Detailed w Selection Algorithm: Fault Isolation 
1. Fix all initial parameter values and model structure. 
2. Specify u and initial conditions; also M, the number 
of output samples and 6t, the spacing of the samples. 
3. a) Select a w function. Use w(n6t) =1 for 
n=O,1,2, ••• ,M. 
b) Specify good parameter set, pO. 
4. Find model output values for M points in time. 
M 
5. Compute 1/I.(M)lp<l = .~ w(n)y.(n). This value will-
J t r ~=1 J 
correspond to the first of the fault settings for P. 
6. Specify new parameter set P~. Specify ~ and initial 
conditions as in 2. If all P~ have been specified, 
GOTO 7. Otherwise, GOTO 4. 
7. Compute 1/Ih -1/1 i for all h = i where hand i correspond 
to a particular faul t condi tion. Call this ohio 
There will be NC2 of these where N = number.,of 
parametf3r sets. Are all 0hi ;;:, k where k is a constant? 
If YES;' you are finished and the w function selected 
in (3.) gives fault detection:and isolation for the 
test specified. If NO, GOTO 8. 
8. Specify all h, i that give 0hi ~ k. 
9~ Find the first n l < M where y j (n' ,P~) JYj(n"p~) f'or 
all h,i. Set a) w(n) = w +6w n n 
Glr .. . . 
b) w(n) = w' .n n 
or 
c) Sele_ct an"appropria te 
welghting based on 0h' 
. 1 
If w has been altered v time s , find nt! > nt where_ 
yJ,(n",phr)..L (" i) r Yj n 'Pr • 
10. Compute y, (n") for all parameter sets. Call the 
J 
new interval nt'. 
11. Compute 1/I'(n) = 1/I=w(n) tl Yj(n,p;J+w'(n)oy j (n,p;) 
where w' is specified in 9 and 1/1 is the previous 
value, 1/1' is the new value. 
12. If n< M GOTO 7. If n = M, the weighting function 
gives no discrimination for all values of w for 
each interval n. The computation terminates. 
Upon termination, a new method for adjusting Wv may 
be devised or M may be extended. 
2.10 TRANSFER FUNCTION TEOHNI~UES 
The transfer func tion tech~e.~ for fault detecti on 
and isolation which have been proposed in the literature 
are based on the use of various input stimuli. The 
network is black-box modelled in terms of a set of two 
port parameters or in terms of the transfer function 
H(s). Implicit in most of the black-bo~ techniques is 
the use of a network model for a priori test develop~ent 
':'. 
and the ability to control the values of network 
parameters. In reality, the black-box concept refers to 
measuremen ts allowed' f0r a;'post,t;1l:d:ci:ir:i dl.fu,agnos1s: ... i.·.813Y 
.' .! • 
comparing the response obtained from the actual system 
during the a posteriori stage with the response of the 
fault free network or a copy of the fault free network, 
conclusions about the system status can be made~ We 
will discuss only two of the more important transfer 
function techniques due to Seshu and Waxman (I z n and to 
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(141) Valstar • There are cases where these techn.i,Q.:ues are 
'" 
preferred to time domain techniques. If, _ for example, 
the network is stimulated by sinusoidal signals, transfer 
function techniques can be used to obtain the desired 
information. 
2.10.0 Method 1: Break Point-Variation Detection 
This method is due to Seshu and Waxman '-and haS. JL,~c;J 
been mentioned previously. The method uses sinusoidal 
signals to stimulate a network and measure the gain 
function magnitude at the break points as a function of 
parameter variations. 
Philosophy: The philosophy behind this method can 
be stated as follows. If the network under consideration 
is regarded as a linear two ]90J>t, and is subject to 
parameter drift failures, then a) the "no failure" 
condition can be checked by ascertaining that the values 
of any four of a consistent set of two-port parameters 
are those specified or b) that in most cases, only one 
two port parameter is required for fault detection 
information and most of the time will give fault 
isolation information (ac~ording to this method). 
latter statement was substantiated by an example. 
This 
The 
method can be demonstrated by considering Figure 2.23. 
Ii 
I 
12 
.....;;;.> .-
+ TWO ,:t-
PDRT 1 E - PORT '!""'·E PORT 2 1 2 
Figure 2.23 
It is possible to write one of the transfer functions 
for the two port in the following form 
,' .... 
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(8-8 1 ) ( 8-8 ) (8-8 b ) ••• C8-8 .) 
K Z:JJ Z2 L1iP Zan 8 k 
= (8-8 ) (8-8 . ) (8'-8 ) ••• (8-8 ) .... 
P:t, P2 P3' Pn, 
H(s) 
k 
where 8 = (J + jw and 8 , the kth order zero, has been 
separated out for convenience. Letting w ,w ,w , •.• ,w 
1 2 3 m+n, 
be the corresponding magni tudes of szi andspj in cC. , 
increasing order will arrange the break points of the Bode 
plot for H(jw) in increasing order. ' The the gain at 
frequencies low in comparison with Wi is given by 
= 20 log IH( jw) I k a . log w. + 20log w J ' J 
and a. = 1 for a zero and -1 for a pole. As noted, this J _ . 
expression is only approximate. A shift in any of the 
break points or a change inK: will change the low-
frequency gain. . To determine which break point (or If:) 
has; shifted, measurements at a frequency between break-
points i and i + 1 are made. The expression for the gain 
at frequencies between w. and w. is given by 
1 1+:1: 
i m+n 
Gdb ~ 20 logiK+ 20 C~::aj) log "1+ 20 L a j log Wj + 20 log W ~. 
j;~ j=i+i 2.53 
Also, in general if any two'breakpoints are to be tested 
for deviation, then by the arguments it may be seen· 
, , 
that the upper (higher) frequency breakpoint will ~ffect 
the above change in gain for both applied frequencies. 
This allows a comparison to be made a~d the breakdown 
responsible for the change in gain can be isolated. 
The method is carried out by first writing the 
transfer' function by the circuit (system) being 
considered 9 Roots of the denominator and numerator are 
computed using standard root solving programs. A 
\ 
signa ture scale is devised which.'d:ffi used tnthe fault 
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identification scheme. It involves assigning a number to 
quantized regions of the gain-change. For example, such 
a four signature scale might be the one shown in Table 
2.1 • 
SIGNATURE INTERPRETATION 
0 Within .. 5 dB of 
nominal gain 
1 .5 to 1.5 dB 
too low 
2 More than 1 .5 
dB()t~o\ .. low 
3, .5 to 1 .5 dB, 
too high 
4 More than 1 .5 
dB too high 
Tilble 2.1 
Next, several break points are specified. (The authors 
leave the reader to imagine how these might be selected 
for a complex system.) The following method is 
suggested: 
a) One frequency is selected below the lowest break po~nt. 
b) One frequency is selected to be grea~er than the 
highest break point. 
c) Several intermediate frequencies are selected. These 
should be between successive break points. 
A computer program is then applied which expresses the 
value of the gain with all of the circuit (system) 
parameters set at their nominal values. Next, the 
parameters are varied by stepping them certain percentaSes 
plus and minus from the nominal value. For each setting, 
, J 
' I 
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the in is computed at each o~ the selected ~requencies. 
The signature that applies ~or the particular ~requency 
is entered in a table as an element for the row and the 
~ault list is developed as a set of signatures versus 
parameter setting. An example table is shown in 
Table 2.2. 
S 
I 
G 
N 
A 
T 
U 
R 
E 
I 
I 
! 
w1 
0 
0 
1 
1 
1 I 
1 
i 
w2 Ws 
0 I 1 
1 0 
3 I 1 , 
0 I 1 
0 I 2 , 
0 4 
w4 
P A.RAMETER I 
SETTING J 
! 2 iR i + 10ilflc ! 
4 I R + 10% ! I 2 i 
I I 1 C 1 + 10 % t , 
I 
0 Ct <,' 10 % I 
0 Ri - 10 % i 
0 R - 10(1/0 I 
2 
i 
Table 2.2 
The signature can be regarded as an encoding o~ the ~ault 
condition through the application of signals of the 
quenc.l es w 1 w2 W3 and w4 shown in the four columns. 
The parameter and the amount that it is varied is given 
in the right hand column. This is a contrived example 
and of course real circuits will have much longer tables. 
In a 13 component circuit, Seshu obtained a table of 
fault signatures. 41 o~ the signatures identified faults 
uniquely. 
Limitations: This method has the following limitations: 
1. It requires transfer functions (an assumption of 
lineari ty) wi th cri tical f'requencies which are well 
separated. 2. For complex circuits it is not clear how 
~reQ.uencie s are selected. 3. A model 0 f the system must 
TH" UGP.A~, '( 
1 .• '·'VE:·.cITY cr CANTERBU&~ 
CHhiSTCHUf\CH. N.Z. . 
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be developed and this must correspond favourably with the 
actual system,otherwise correlation between actual system 
fault-measurement pairs with the simulation pairs will not 
be good. 4. It requires a wide range of sinusoidal 
frequencies. 
2.10.1 Method 2: Modified Laplace Transform Technique 
This method was developed by a group directed by 
J.E. Valstar (~40. It is in some respects similar to the 
work of Seshu in the previous section and to some work 
(~ 05\ (ii 7\ done by Moe and Murph~'r ) and others ). Linear 
transformations on the input and output of a linear system 
are used to generate numerical information about the co-
efficients in the numerator and denominator of the system 
transfer function. The authors attempt to unify the 
process by considering convolution to be the fundamental 
operation. They claim that those methods which arise 
from this study which can be realized by physical filters 
of a simple form are very desirable because of the 
possibility of applying them to real ~ime applications. 
Philosophy: The objective of these methods is to 
generate a set of measurable voltages which can be used 
to determine values of the transfer function coefficients. 
This is done by performing transformations on the input 
and output which yield information on specific 
coefficients. It is essentially a parameter error 
tracking technique, hence primarily suited for fault 
detection. 
The simplest transformation filter (also described 
in (14iJ is the low-pass RC fil ter which can be regarded 
as performing a type of Leftsided Laplace transformation 
on the Signals. Measurement and observational errors 
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seriously affect the accuracy of solutions which can be 
obtained by these methods. Other methods such as 
correlation, impulse testing and convolution are mentioned 
but these methods are not developed. The method can be 
outlined as follows. 
It is assumed that the system can be described as a 
set of differential equations relating the input and 
output as 
where 
M 
L 
m=o n=o 
Po = 1, Zo = gain at zero frequency 
p's are determined by poles 
z's are determined by zeros 
y(t) = OUTPUT 
u(t) = INPUT 
2.54 
A transformation on Equation 2.54 is made to reduce 
it to an algebraic equation in the variables sand t. 
The transform is analogous to the Laplace Transform except 
that s = ~ and the integration is taken over different 
limits than the ordinary one-sided Laplace transform. The 
name that Valstar uses more often to describe the transform 
is the Bounded Exponential Transform although it comes 
under various names such as the running left-sided 
transform. The basic idea is that the differential 
equation shown in Equation 2.54 is transformed by the 
integral transform defined by 
t 
F(s,t) = 1 . f(~)es(t-~)d~ 
t ... 
2.55 
l 
Valstar shows a method for mechanising this transform by 
a series of RC networks whose time constants are selected 
2.92 
to give various s = -~ = -1/RC. By proper choice o~ the 
time constants, it is possible to use the instantaneous 
i~ormation to compute the di~~erential equation 
coe~~icent values. From these, resistance, capacitance 
and inductance values are computed. 
For example, suppose that it is requlred to ~ind the 
values o~ the parameters o~ a two pole, single zero 
network. Its di~~erential equation is given by 
Applying the bounded exponential trans~orm, Equation 2.55 
to Equation 2.56 gives 
To eliminate *' a' second trans~orm in the variable S2 
is computed giving, 
which can be written in matrix ~orm as 
-i-fit S;;I. 3.) t) 
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or generally, 
Q ~ = -if. 2.59 
Mechanisation of' this function requires 6 f'ilters to obtain 
values of' u and y transf'ormed by Sii,S1.2,S13,S2:t!S22 and S23 at 
instants of' time t. Each of' the 9 terms in the matrix will 
be a real value at a particular time t. Valstar has shown 
that the parameters ~ can be f'ound by inverting the C 
rna trix in equa ti on 2.59 (b). 
Limitations: The limitations of' this method are 
mainly the limitations in inverting large matrices and 
also the measurement errors occuring in the c .. terms. lJ 
Although the authors development of' the method is mainly 
heuristic and several questionable assumptions are made, 
the method appears to work f'or the example given. Whether 
it works f'or practical systems or only f'or the example 
illustrated is open to f'urther investigation. 
2.11 SUMMARY AND CONCLUSION 
In this chapter, three techniques have been de~oped 
f'or generating diagnostic inf'ormation f'or a class of' 
analogue systems. The class of' systems considered are: 
all passive networks composed of' resistive, capaclltive, 
inductive and active electrical components operating in 
the linear mode. (We have excluded switching mode net-
works which were treated in Chapter 1 and which will be 
discussed in Chapters 3 and 4. It is conjectured that 
these methods can be applied to a larger class of' 
networks than was actually treated. We have assumed 
that all models in this chapter are isomorphs of' the 
physical networks. Consequently, the methods may work 
f'or homomorphic networks but examples in this chapter 
have assumed a one-to-one model. 
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Two of the methods developed are based on a scheme 
for fault encoding from sampled quantized output 
information. The third method devlops a transformation 
of the sampled output sequence which utilizes a weighting 
function o The first two methods are similar. The encoding 
of faults was done by varying parameters in the model to 
values corresponding to faul t condi tions. If the output 
signal is different from the good output, this fact ls 
recorded. Using the cubic and planar methods, necessary 
and sufficient conditions for fault detection and 
isolation were established (using these techniques). The 
third method, pseudo correlation, is an alternative to 
the first two which need not depend on quantizing the 
output signal. Using discrete, evenly spaced samples, 
we obtained a transformation which converts the output 
sequence to a single number. An algorithm for generating 
a set of numbers, one for each fault condition was 
described which is useful for obtaining a priori 
information for fault detection and isolation. 
The advantages of these methods over transfer 
function techniques are: 
1. They use natural system signals. 
2. They use information which can be obtained by 
practical measurement methods. 
3. Their thoroughness can be assessed using the 
testability measure. 
4. They will work for networks containing certain 
types of memoryless non-linearities. 
5. They produce information in a form which can 
be readily incorporated into automatic check-
out hardware. 
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The disadvantages of the methods are: 
1) They require accurate models and facilities for 
computing model parameter variations for a large 
number of parameter values. 
2) They assume that it is possible to know the 
initial state, the input signal and that 
sampling and quantization are accurate. 
Applying the approach discussed here, fault information 
can be developed before the network is built. Fault 
effect analysis can then be considered as another aspect 
of system design evaluation. 
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3, COMB I NAT I ONAl NE1WORKS 
3.0 INTRODUCTION 
Combinational networks are discrete signal networks 
whose input-output signal behaviour is described by 
Boolean a~gebraic expressions of the form( 77 ) . 
Yo = FB (x ,x , ••• ,x., ••• x ) 
l i ~ 2 J m 
where y. is a single output terminal, FB is a l . 
particular Boolean mapping or function and the x. 's 
J 
inputs. Both Yo and the x.'s are restricted to be 
l J 
binary values 0 (FALSE) or 1 (TRUE). The particular 
3.1 
are 
value. of Yi will depend on FBo and on the values of the 
x.!s~ A combinational networR which realises a par. ticular J . 
Boolean function is constructed from gates which perform 
logical AND, OR, and NOT operations or the equivalent .• 
Under normal operation (good operation) that is, when 
all of the gates are functioning properly, using the 
Boolean function it is possible to compute the output for 
any given combination of inputs. Or, assuming that the 
physical network is available, all combinations of inputs 
can be applied and the output for each input combination 
recorded. The objective of applying test inputs to a 
combinational network is to determine if the network is 
operating normally. A fault will cause abnormal operation 
which can be detected by applying certain input 
combinations and observing the resulting output signaL 
or signals •. Gate faults occur in the following forms: 
1. Outputs are stuck at either 0 or 1 • 
2·. Terminals are shor ted toge ther. 
3~ Input signals to individual gates are blocked 
3.2 
because of open or short circuited diodes or 
transistors or because connecting wires or leads 
are open circuited. 
4. Output transistors are operating abnormally; there 
may be conditions leading to reduced current gains 
or biasing resistors may be out of tolerance causing 
transistors to unsaturate. 
5. Loose terminal.s or improperly joined connections 
cause intermittent faults when the circuit board 
is subjected to vibration or temperature effects • 
. Using physical arguments, one can demonstra tetha t 
many faults which occur in logic gates will result in a 
. ( 87 ) 
"stuck-at" output signal condition. Several authors 120 
have previously di scussed the justification for assuming 
this faulting mode. We will assume in this chapter that 
all of the physical faults can be simulated by the 
stuck-at-zero or stuck-at-one output condition. In the 
FE models described in Chapter 1, it was shown that 
error (faul~simulation could be accomplished by 
providing auxiliary parameters. 
chapter is the faultable gate. 
The model used in this 
The faultable gate 
directly simUlates a mapping error by fixing parameter 
valves appended to the good gate function. Using the 
faultable gate, the good operation andstuck-at-one or 
stuck-at=zero operation of the gate can be simUlated. 
The latter two modes give the gate an output value 
independent of what the inputs might be. 
The factor that makes combinational network diagnosis 
difficult is the non-unique input-output response. For 
a given inpu t pa t tern, the ou tpu t may be the same both 
for the good and faulty network. For this reason,input 
signals and output terminals must be selected which will 
3.3 
give responses which depend not only on the inputs but 
also on the status o~ the network gates. The a priori 
methods illustrated in this chapter are based on input 
signal and output terminal selection. Both ~ault 
detection and ~aul t isola ti on will be discussed. 
The problem o~ system diagnosis outlined in Chapter 1 
was shown to consist o~ several parts, diagnostic models 
and test studies being particularly important. We will 
assume in thi s chapter that the system has already been 
partitioned and that purely combinational networks have 
been separated out ~or ~ault analysis. In combinational 
network diagnosis it is valid to assume that the input 
signal patterns can be selected and that any o~ the gate 
output terminal signal values ~or any input combina tion 
can be computed. This ~reedom to select enhances our 
ability to develop e~~icient ~ault detection and isolation 
tests. 
We also mentioned in Chapter 1 that generation o~ 
combinational network diagnostic in~ormation has taken 
several ~orms. Prominent among the various techniques 
( 122 ) 
are those o~ Roth who uses a tabular reduction. 
technique based on his D-cube calculus and the algebraic 
method o~ Poage ( 115 ) ® The method developed in this 
chapter ~or generation o~ diagnostic i~ormation using 
the ~aultable gate is similar to the method o~ PoageQ 
The similarities, and di~~erences between these methods 
and the method developed in this chapter, will be pointed 
out in Section 3e6e It will be shown, ~or example, that 
the ~aultable gate can be adapted to a simulation 
technique which can be used to generate diagnostic 
iMormation ~or large single output combinati onal networ.ks 
and ~or multiple-output networks. 
3.4 
The roles of diagnostic information generation and 
presentation cannot always be sharply defined. For 
example, Roth's method simultaneously generates and 
reduces the network expression by an intersection process. 
Network inputs which can be used to detect all single 
faul ts are produced as an "output" from the procedure. 
In '\his method, the presentation is an intergral part 
of the reduction process. The end pro?-uct of the 
reduction process is the set of inputs required for fault 
detection testing e In a similar vein, Poage develops 
algebraic expressions whi ch can be directly reduced to 
obtain the set of inputs useful for fau~t detection e 
In addition to the work of Roth and Poage, there are 
a number of accounts on the application of test tables, 
decision trees, test diagrams, and tracing for developing 
serial fault isolation tests (~~,49). These require a 
larger number of input-output observations that the fixed 
fault detection tests (See Figure 1.18, Chapter 1). The 
important contributions on the use of test tables for 
developing combinational network fault detection and 
isolation test procedures are by Armstrong( 7 ) 
Chang( 23 ), and Kautz ( 69 ) e The test table and its 
derivatives are methods for presenting test results in a 
graphic form which permits a sequential fault detection 
or isolation test to be developed by inspection. Poage 
was one ·of the first to use fault tables as a method 
for developing efficient fault isolation tests and 
Armstrong, Chang and Kautz have refined and extended 
his ideas. They develop procedures which are optimal 
in the sense that they require the minimum number of 
input combinations to detect (or isolate) all possible 
faults. 
In all diagnostic studies, and particularly for 
combinational networks, the method for presenting the 
diagnostic information is very important. Because a 
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large quantity of information must be stored and manipulated 
for a posteriori fault detection and an even larger amount 
for fault isolation, it is necessary that the information 
be condensed as much as is practicable. This means for 
example, that long binary vectors which are used to 
record input and output information and fault conditions 
should be s,tored as decimal or perhaps hexidecimal numbers, 
the objective here being diagnostic data which can be 
used in automatic checkout schemes and easily interpreted 
by the diagnostic engineer. Because efficienoy is one of 
the primary goals, tests whi ch require the least storage 
are to be preferred. 
3.0.0 Chapter Objectives 
In this chapter we deveaop techniques for combinational 
network diagnosis within the framework outlined in 
Chapter 1 e In particular, the faultable gate will be 
employed in two applicationse The first application is 
in an analytical procedure for developing single output 
network fault detection tests which are efficient and 
whose effectiveness is measupable and guaranteed. The 
second application is to fault simulation in a computer 
program which computes any or all outputs in networks 
whose inputs can be selected independently or generated 
by an algorithm and in which all single faults are 
assumed. The algorithmic generation is suitable for 
specifying tests on networks too large to be handled by 
the analytical procedure. 
We will treat the following separate problems: 1) 
the specification of criteria for selecting the minimum 
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number o~ input combinations ~or fault detection in single 
and multiple output combinational networks, 2) generation 
o~ diagnostic in~ormation using algebraic techniques 
developed ~rom ~aul table gate Boole'a:q. expressions, and 
3) generation and display o~ in~orma~ion ~or developing 
tests both ~or detection and isolation o~ ~aults in single 
, 
and multiple output combinational networks. 
In Section 3.2, several new test ef~iciency criteria 
are developed. This section ,is followed oy a discussion 
" , 
o~ the primary test decision diagra~s in Section 3.3. 
Some o~ these were briefly mentioned, in'Section 1.7 o~ 
Chapter 1 • 
The main contribution original to this thesis and 
I 
presented in this chapter is t~e develqpment o~ the 
faultable gate as a device ~or injecting network ~aul t 
conditi ons analytically. As mentioned, the basic concept 
resembles the work o~ Poage out- network expressions 
containing the faul t controlling parameters are generally 
considerably less complex~ The ~inal expression is 
somewhat less complete in the sense that the ~aultable 
gate expressions will not accurately simulate, conditions 
in networks where ~an-out is greater than one. 
The si gni~ican t simpUfieaitlipn in the network equation 
justi~ies this approach when there is no ~an-out. 
However, in networks which contain ~an~out, modi~ications 
may be made to the network expression which arti~icially 
handle the ~an-out problem. The resulting expression is 
generally less complex than the equivalent Poage 
representation. 
In the analytical adaption o~ the ~aultable gate, 
the Boolean equation ~or each network output is expressed 
in a sum-o~-products ~orm. This eqUation contains the 
good and the stuck-at-one and stuck-at-zero conditions 
in implicit ~orm. A~~ixing values to the parameters 
speci~ies a particular ~ault condition. The laws o~ 
Boolean algebra are applied and the resulting expression 
yields the inputs which must be applied to detect each 
particular fault. 
The simulation is similar in its direct use o~ the 
~aultable gate expressions. The in~ormation on the gate 
type and connections is ~ed into the simulation which 
generates outputs for each gate and ~or all one-at-a-time 
~aults ~or any given input combination. The test inputs 
can be selected by algorithms or by the i~ormation ~rom 
analytical studies using the literal expressions ~or the 
network. 
The e~~iciency o~ the test types developed here can 
be evaluated by using the testability measure presented 
in Ohapter 1 and in this chapter in Section 3.1 .1. It 
is believed that thi s simula tion represents a signi~ican t 
result in multiple output combinational network test 
in~ormation generation and display in its present ~orm 
and that it can be developed into a power~ul diagnostic 
tool by extending the size o~ network (increasing the 
memory requirements o~ the computer) which it can handle 
and by adding addi ti onal algorithmic and display options. 
3.1 "MEASURES OF TEST. EFFICIENCY 
3.1 f) 0 Types o~ Tests and Limi ta tions 
Three types o~ a posteriori tests were de~ined in 
Chapter 1. These are the combinational or ~ixed, the 
sequential or serial and the adaptive. A ~ixed test on 
a combinational network applies a predetermined input or 
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series of input patterns and the outputs obtained are 
compared wi th the outputs obtained for a good copy' of the 
network. If at any point, the two outputs disagree, a 
faul t has been detected. A sequential or serial test uses 
a fixed input for the first pattern. The next input to 
be applied depends on the present input-output pair. 
This type of t~st is preprogrammedin the sense that all 
possible results are accounted for and each possibility 
designates the next input pattern to be applied. An 
adaptive test is more complex. The next test. input' to be 
applied depends on no t only the input-output values at 
the present time but also on previous values and additional 
factors such as the total number of input combinations so 
far applied. 
The tests developed in thi s chapter will be of the 
first two types. For faul tdetection, the fixed test 
will be used. In one sense, a fault detection test is a 
"pre-programmed" serial test. If the output for all 
input combinati ons is identical to the output for the 
good copy of the network, the network is judged good. 
For any intermediate stage, thenetwdrk can only be judged 
possibly good. For fault isolation, the serial test is 
required. 
The reader i~ reminded again that the networks are 
nonredundant and contain no feedback paths. The first 
condi ti on precludes the possibility of inherently 
, (125) 
undetectable faults-15. The second'condition excludes 
the sequenti al networks which wi 11 be di scus sed in the 
next chapter. Although sequential networks cannot in 
general be treated with the techniques described in this 
chapter, networks with output triggers, or with output 
memory devices only can be handled if special routines 
are appended to the general algorithms. 
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Because a ~ault detection test can be shorter than a 
~aul t is ola tion test, ~ t is usual ~irst to apply a ~aul t 
detection test to a particular network and i~ a .faul t is 
detected, a fault isolation test is then invoked. This 
approach was mentione d in Chap ter 1, Secti on 1 .7. If 
multiple outputs are prescribed, it may be possible to 
carry out ~ault detection and isolation testing con~ 
currently. However, i~ only a single network output is 
available, the fault detection test ~ollowed by a ~ault 
* isolation test is probably the most satis~actory approach. 
Whether it is optimal to use a multiple output test 
or a single output ~ixed-serial approach depends on many 
factors; cost o~ additional outputs, total number o~ 
outputs required and type o~ application (environment) 
of the network being some o~ the more important. The key 
point to be made here is that a new option is developed -
the multiple output approach. It does not depend on 
adding new circuitry to the network ~ut only on making 
certain outputs available for test points. The optimum 
number o~ test points is developed in the next sections. 
3.1.1 General Test Efficiency Criteria 
For digital network tests, we speci~y two important 
cost factors. These are~ 
1. Cost per test point. 
2. Time requi red to per~orm a given test. 
In this discussion, a test point will be de~ined as 
an internal network terminal, not ordinarily available 
for display. In special cases, internal inputs may be 
* We are o~ course excluding hardware error detection 
circui try (125). 
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selected for stimulation but a more reasonable approach 
is to consider using the inputs which appear as natural 
inputs to a package, a module board , or which form the 
bits of a register. The test outputs comprise the natural 
network output(s) and the test point outputs. The cost 
of the test point might be simply that of incorporating 
the terminal into the circuit board and into the test 
equipment. However, if test points are available only for 
manual interrogation, the inevitability of decreased 
checkout efficiency must be recognized as a cost. 
The time required to execute a given test is roughly 
proportional to the number of input combinations 
required. If every gate output is made availanre as a 
test point, then only a few inputs will be required to 
determine that the network is runctioning correctly. 
Including every gate output terminal as a test point is 
a very costly and perhaps impossible solution. So 
although minimum test time could be achieved by 
including every terminal in the network as an output, 
this is obviously going to be an unsatisfactory solution 
and a compromise must be made between test point numbers 
and test time. Because of the speed of digital units, 
it is possible to apply severl thousand combinations and 
evaluate the results in a matter of seconds. This 
approach is presently applied in automatic check-out 
schemes (~~ ) • 
3.1.2 General Effectiveness Criteria 
For a given test consisting of fixed input and output 
vector dimensions and fixed sequence of input combinations, 
the test effectiveness is measured by the testability 
measure. In Chapter 1, testability measure defined the 
effectiveness of a given test to detect all network 
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failures. We can modify and extend the definition to 
include fault :isolation. Two part diagnosis results in 
the following definitions: 
Definition: Detectability is defined as the ratio of 
faults 'detected by: a test:,-tb -the-' total possible faults. 
Defini tion:.Isola tabili ty is the ratio of faults which 
can be isolated by a particular test to the total 
number of faults which can occur. 
Both definitions will be applied to single faults. They 
are restric ted to this condi ti on fi rst of all because it 
is realistic for combinational digital networks and second 
because an attempt to treat all faults would require an 
astronomical number of solutions. 
Isolatability is highly dependent on the system 
organization and the component definition. The problems 
which have been previously treated are isolation to a 
sub~system, isolation to a module and isolation to a 
gate (!~). Wi th the advent of LSI, the requirement for 
isolation to a single gate will undoubtedly be super-
seded by isolation to an integrated circuit block. 
3.2 OPTIMUM TESTS 
3.2.0 Fault Detection Tests 
A fault detection test on a combinational network 
results in a decision 6j~hat the network is possibly good, 
good or bad. It consists of applying an input combination 
and observing the output signals. If these signals 
correspond to those obtained from the good network, the 
network is judge possibly good, if the test is incomplete, 
and good, if it is complet~ If any of the outputs 
* ~his can be determined by using a testing diagram. 
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differ', the network is said to be faulty or bad. 
An o~timum test will be one which uses the smallest 
subset of the 2m ~ossible in~ut combinations available 
where m is the number of in~ut terminals. In general, 
the number of combinations required will de~end on the 
number of out~ut terminals available and the number and 
t~e of gates, in the network. The notation used in this 
secti,on will re~resent an in~ut combination by I and fin 
I 
out~ut combination by O. The terminal sets for these are 
given by ~Xj3 and tYi1~ The Boolean function describing 
the network will be given imDlicitly as the ma~~ing MB* 
g stands for good and f denotes a fault. An exam~le 
will be used to illustrate the conditions for o~timum 
tests. Figure 3.,0 shows a four gate combinational 
network wi th three in::Duts and one out~ut~ 
Exam~le Gate Network 
Figure 3,.0 
* For some given in~ut combination Ii' the abOiTe network 
gives an ou t~ut O~ where the su~erscri~t g means the 
* The subscriDt on and 0 will be inter~reted as either 
a general classification notation or later, as the 
decimal value of the binary in~ut set - (the set is 
ordered according to some selected convention.) 
network is good~ In terms of the mapping ~ this is 
denoted by 
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If we assume that faults cause the gate outputs to be 
stuck-at-e;ero or at one for a certain subset of faults ftiJ" 
the network mapping MB will be changed to MB and the 
mapping given in Equat~on 3.1 becomes 
Mi 
B 
where the input is the same as in Equation 3.1 but the 
output 01 is the complement of the good output for the 
set of fault conditions denoted by f .• For fault detection, 
l 
it is assumed that a network containing n elements (gates) 
can have one good state and 2n faulty states assuming 
single faults of the stuck-at-one (s-a-1) or stuck-at-zero 
(s-a~O) type., 
An optimal fault detection test consists of just two 
input-output pairs.. The first in1?~tD1a:ps as 
Jf'n!;J..J 
MB ! Ii -+ 01 
where tf 1 is the subset of faults which give the output n 1 
01~ The second input-output pair gives the mapping 
~fn 1 
_ 2 
MB I2 -+ 02 
where ifn 1 ~s the subset of faults which gives °2 - The 2 
test is optimal for 
3.14 
where n 1 and n 2 are the number of elements in the sets 
~fn J and ff ] respectively. 1. n 2 
Illustration 
The table in FigQre 3.1 shows the fault table giving 
optimum cpnditions for the example in Figure 3~0. 
X1. x 2 X3 g flo fO fO fO f1. f1. f1. f1. 1. 2 3 4 tl. 2 3 4 Note that the 
1 1 1 0 1 1 1 0 0 0 0 1 
entries are 
for the actual 
0 0 1 1 1 1 1 0 0 0 0 1 value of Y40 
Fault Table for Figure 3.0 
Figure 3 .. 1 
The inputs are particular combinations of x1.,x 2 , and X3~ 
There is a column labelled g (good) which is 0 for the 
input condition 111 and 1 for the input 001. The reader 
can verify that all faults are detected by the two inputs. 
It might be argued too t only one input is required", For 
instance, a particular network might give a value 0 for 
the g column and output 1 for all the f columns. This 
is of course unrealistic because if the output gate is 
changed from s-a-1 to s-a-O or vice versa, the output 
must certainly change value. This would mean that at 
least one entry in the f columns must be different from 
the g column~ Hence,there must be at least two inputs 
to detect all faults in ana,rbitrarily complex netw0rk .. 
The reader will appreciate 'tJ:::l\':j:£'the organization of the 
table in Figure 3.1 is not tnl1que in the f columns" As 
shown, f'~ - f~ are s-a-O faul ts and f~ - t! are s-a-1 
faults. The important point is that the fault associated 
with each ri must be identified as being different from 
some other fault. In the next section the use of the 
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faul t table for isolation wi 11 be demonstrated .. 
3~2~1 Fault Isolation Tests 
As mentioned previously, the occurrence of a fault 
has the effect of either changing the function associated 
with the network in which it occurs or of altering the 
values of the network variablef~. It is possible to write 
a truth table for the network under each fault condition. 
Assuming that the function is unique for each input-output 
pair, it is conceivable that a particular element will 
respond correctly to one ~ - 0 pair but not to any others~ 
Certainly if the network represents a canonical form, 
thi s wi 11 be the case ( 77',' ) " 
For single output networks, the optimum number of 
input combinations equals the number of faults to be 
isolated& If the input vector has m elements, then 
assuming that faul ts occur singly and that they are of 
the s~a~1 or s-a-O type, the minimum number of inputs 
required to isolate faults in gates for single output 
networks is given by 
m ~ Ilog2 (2n) I 
The I I notation denotes the nearest integer rounded 
upward~ The time required for a fault isolation test 
that is optimal would be (2m) x (the duration of a 
single input combinations) In an automatic check-out 
scheme w the time to simulate the network, compute the 
output and process the results would be figured into 
the duration time,. 
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3 ... 2",1 ",2 .. iMul tiJ;lle OutJ;lut Tests 
The conditions for oJ;ltimal multiJ;lle outJ;lut tests 
can be develoJ;led through a line of reasoning similar to 
that used for single outJ;lut networks~ If £ outJ;luts are 
selected for test J;loints (£ greater than one) then there 
are 2 £ .,2m to tal I .." 0 combina ti ons... Under ideal condi ti ons, 
2m of these will be unique to the good network. Under 
the same conditions~ there are 2£ - 2 J;lossible unique 
fault indications for each inJ;lut combination. For 
oJ;ltimal conditions, the relationshiJ;l between inJ;luts, 
outJ;luts and faults is 
lli( .e. .,." ) 2 2 - 2 = 2n 3.6 
For m fixed, the minimum J;lossible number of required 
outJ;luts is, from Equation 3.6, 
ExamJ?le 
ComJ;lute the minimum length outJ;lut vector for a 
network containing 130 gates if the number of inJ;luts m, 
is 7. Applying Equation 3.7 directly gives 
l = 1 + ~2 .. 130 i16g2 · . Z!7 + 1 ) 1 
I 
\ 
:=: 1 + 11 .521 
= 3 
'" 
There will be 1024 J;lossible combinations using 7 inJ;luts 
~nd 3 outJ;luts~ Of these, 128 will be the outJ;luts tor 
the good network and at least 26o-will be unique to the 
particular failures., For eacH inJ;lut combination there 
will be one good outJ;lut, one or more outJ;luts which 
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indicate a ~:failure, and outrmts which are the same f'or 
s€-veral f'ailures", Three possibilities can be observed f'rom 
the f'ollowing illustration~ 
Consider the f'ault table in Figure 3 ... 2., Here again, 
entries are actual output values e The inputs are xi 
and x2 and'the outputs are Yi'Y2' and Y3. The f'ault 
table is developed by rowsl'> 
Xi X2 g f'i f2 f3 f'4 f'5 f6 f7 
... 
0 0 00'1 001 000 101 001 001 101 001 
fa 
101 
=-- ~ ======0 
- ===--
0 1 101 100 101 010 1Q.1 000- 101 101 1.Q1 
1 0 111 ill ill ill 100 101 ill 111 110 
1 1 000 000 101 000 100 101 1 j..1 010 111 
=====- = 
Figure 3~2 
For faults which give outputs identical to the good 
network, a single underline has been used. If two 
or more entries in the row are identical)one or more 
underlines are u:f3ed" In row one j_' f 1 ,f'4,f'5 and f'7 
give outputs identical to the good network~ Faults f'3' 
f's and f'a give the same output, 101~ Hence they have 
been underlined twice. The input 00 uniQuely isolates 
f'2 (output 000) and detects f'aults f'3'f'S and f'a~ In 
summary, the tests and the f'aults which they isolate are: 
Inputs Faults Isolated 
00 f'2 
01 f'1 f'3 f'5 
10 f'4 f'5 f'a 
11 f'4 f'7 (f's,f'a) 
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The reader will appreciate that the test is by no means 
optimal. Using Equation 3.6, the theoretical maximum 
number of faults detectable is 24, for m = 2 and m = 3. 
In the above summary table, the faults f6 and fs g1ve 
identical outputs for the input 11. In this case, it is 
necessary to apply input 10 to determine whether the 
fault is f6 or fs. If the fault is f 6 , the input 10 w~ll 
give an output 111 as shown by Figure 3.2. For the fault 
fa' the input 10 gives 110 uniquelYe 
Isolation of faults f6 and fs requires more than one 
I - 0 observati on to distinguish between them" Consequently, 
a sequential test is required for fault isolation for the 
example in Figure 3.2$ More will be said about sequential 
tests when fault tables and decision trees are discussed 
in the next sectione 
3~3 TEST INFORMATION DISPLAY 
3e3 eO Introductory Comments 
Two methods for displaying test result information 
were described in Chapter 1 e These were the fault table 
and the testing diagram~ The latter has also been 
termed a test tree or decision diagram.. In this 
section, we want to show how these two essentially 
equivalent test display methods can be used to develop 
combinational network tests& Also in Chapter 1 , we 
described various test types. The particular test type 
selected dictates whether an a posteriori test can be 
described as fixed, serial or adaptive~ 
Testing diagrams offer a display medium for recording 
the results of a series of single test decisions~ For 
combinational networks, the interpretation of a test 
decision for fault detection is sim~1e: the output for 
a given input is either the same as the good output or 
it is different~ The fact that not all faults cause the 
output to be different from the good output leads to 
the possibly good or iffy result.. However, using the 
testing diagrams, fixed tests can be converted to serial 
or adaptive tests~ 
The test type selection procedure area delineated in 
Chapter 1 is important in combinational networks because 
of the very large number of ~ossible combinations of 
faults, inputs and outpu~s which can be obtained. The 
testing diagram is useful for developip,g various 
.~. 
combinational tests using the basic test decision. The 
objective is to apply an optimum seguence of input 
patterns to a specified network and in so doing, obtain 
the maximum amount of test information. 
The ability to obtain theoretically optimum test 
procedures depends on several factors. The important 
ones are a) the number of assumed failure modes of the 
network components (gates), b) the size of the network 
being analysed, c) the amount of information required 
to generate failures and d) the method for displaying 
the test informations We now discuss these in a little 
more detail~ 
The failure modes that are selected should imitate 
those exhibited by the physical gates. In the 
Section 3~7, justification for assuming s-a-1 and s-a-O 
faul ts will be given,. It will be shown that actual ga te 
failures are subsumed under these fault types for all 
( 119 ) but a few conditions ~ 
The size of the network which can be analysed is 
usually fixed either by the schematic representation 
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(wiring diagram), by module definitions in the circuitry 
allocation stage or by some "natural" constraint such 
as correspondence between the logical equation 
representation and the network realization of the logical 
equation. In developing tests for a total system it may 
be necessary to make a division in the network. The sub-
network;(or networks) so obtained is then considered the 
test network. Maling and Allen ( 8 7 ), Manning( 9 0 ) and 
Chang( 2 3 ) have described "rules of thumb" for selecting 
sub-networks of tractable size from the larger networks. 
The 'amount of information", means roughly, the numb!3r 
of bits contained in the I - 0 pair" One method for 
condensing information which is used in the simulation 
to be described later is to code the binary vectors into 
their decimal equivalent. Unfortunately, 32 bits is the 
maximum number of bits which can be quickly converte~ into 
integer form by the computer used in the simulation. This 
problem was circumvented by subdividing the input and 
output vectors into two 32 bit sub-vectors. In this way, 
binary numbers longer than 32 bits can be converted. 
Experience with various diagnostic aids has shown 
that the method for displaying the test information 
largely determines the usefulness of a particular 
technique for test generation. To be more specific, 
test sequences can often be generated by manipulating 
binary information provided by the test table. Test 
diagrams or decision trees derive information for their 
development from test tables" A slightly different 
approach is to use the logic equations or some equivalent 
form and deduce the behaviour of faulty networks by 
changing the gate functions to correspond to the 
functional change imposed by the fault. This is 
obviously a long and tedious method if done manually~ 
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Tsaing and Ulrich(137) have described such an approach and 
Kruskal and Hart(73) have given a method ~or geometrically 
interpreting the data. Perhaps the most commonly used 
display method ~or combinational network checkout is the 
~ault dictionary. This method has several merits which 
~avour its use. 
Be~ore describing test i~ormation generation, the 
important combinational network test result display methods 
will be reviewed. We begin with the test table. 
3.3.1 Test Tables 
A test table (~ault table) is a tabular representation 
o~ the results o~ a test pair comprising o~ an input-
output combination. Griesmer(46), poage(115), Roth(12o) 
Kautz(69) and others have made use o~ the ~ault table 
or a variant. One version o~ ~ault table has been 
presented in Figure 3.3 which is a modi~ication o~ the 
one illustrated in Chapter 1 • 
The basic ~ault table is shown in Figure 3.3. The 
type o~ ~ault is designated by ~j and the input vector is 
given either as Id or as a binary number. The d 
InJ2uts Faults 
X1X2X3X4 ' 
0 0 0 0 
0 0 0 0 
. . . . 
. • 
1 1 1 1 
1 1 1 1 
• • • ,x ~1 ~3 ~3 ~4 ~5 ~ 6' ... 
0 YES NO NO NO YES . 
1 NO NOYES . 
· . . 
· . . ~ 
0 
1 NO NO ... 
Basic Test Table (Fault Table) 
Figure 3.3 
,~ . ~ 
J 2n 
YES 
NO 
NO 
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which subscript denotes the decimal value. The m 
, -
vector elements are denoted by x. or by Xl' . if the 
1 J 
inpu ts are specifie d by a two dimensi onal subscripting. 
An entry from the dth row and jth colum is denoted by 
Ddj where d = 0,1 ,2, ••. ,2m -1, and j = 1,2, ••• , 2n. Ddj 
can be y}i,jS or NO as .J110wn in Fi gure 3.3. YES means tha t 
the output.Od , due to the input Id is different for the 
faul t free, (good) and fa ul ty (f j) condi ti ons ,. NO means 
the two outputs are the same~ Some aut.hors have used 
logi cal 1 and logical ° or vice versa (1 8',1 L~. VIe will 
use thls shorter notation. 1 means lithe same" and ° means 
"di fferen til ~ 
.( 115 ) ( 8 6 ) Poage and earlier McCluskey have noted 
that fault tables are equivalent to the prime implicant 
simplification table. Hence, techniques developed for 
solving prime implicant problems can be extended to fault 
table simplification. Kautz ( 6 9 ) has given the most 
thorough treatment to this important technique. 
3.3~2 Test Diagrams 
Test diagrams are a graphic method for reducing test 
information and are used for dev' Jping sequential 
testing procedures" An example can be used to illustrate 
their application to combinational network test 
deve lopme n t .. 
Consider first the test table shown in Figure 3.4(a). 
_ g f, 
We will assume that Ddj = ° d (!) ° dJ where ~ ~~ans 
addition modulo 2. If the outputs O~ and 0d J are the 
same then a 1 is entered in DdjO If they are different 
a ° is entered. 
XiX 
o O· 
0 1 
1 0 
1 1 
0' 
<:> 
1 
.1 
0 
0 
) 
:f {f 2;~:3 f4.f 5 f 6:f 7:f8 
0 1 1 0 0 1 
a 0 1 0 0; 1 
1 0 0 0 1, 
0 0 1 1 l' 
Test Table 
(a) 
0 
0 
1 
1 
0 
0 
0 
1 
0 
1 
g,1.,2 I 3,4,8 n 
6.7.8 o 
Test Diagram 
(b) 
Figure 3@4 
'TGOOD 
-
8 
1 
The corresponding test diagram is shown in 
Figure 3~4(b)0 Each box is called a branch and contains 
the :faults di:fferentiated by a certain -I - 0 combination~ 
This is equivalent to the test decision diagram in 
Figure 1~27 in Chap ter 1" The applied input (Id ) is 
shown at a vertex of the diagram" The vertex has one 
incoming and two outgoing branches@ The branching may 
be thought of as a set partitioning where each row set 
is partitioned into two subsets. To use the information 
for fault detection, it is sufficient to apply all Id& 
If for any I d , a Ddj == 1, the test fails and the network 
is judged bad~ 
In the test diagram, an input 10 divides.the fault 
1. 
set into;) 1 == g~f211fs,f6,f'7 and JO == f1,f4,f5~f8" 
Subscripting on ;; means: a test output of 1, the .network 
is good or faulty, and the fault is either f 2 ,fs ,f6 or f 7 @ 
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If a 0 re.sul ts, the ne twork has one of the faults f 1 ,f4-' 
f5 or fa€> 
The application of 
faults into 4 groups~ 
isolated) by the input 
Ii further subdivides the network 
Faults f2 and fa are detected (and 
10 followed by the input I t & The 
corresponding test results are 10 and 01 respectively& 
( 6 9 ) Kautz· has pointed out that decisi6n trees, 
contact networks and test diagrams are analogous. Since 
they are essentially the same both in struc'Gure and 
application, they will not be discussed separately. 
3.3~3 Fault Dictionary 
The f'aul t dictionary method for displaying faul t 
informa ti on is essentially a more systematic version of 
( 5 7 ) the .:troubleshooting chart " This diagnostic aid 
has been used extensively for small and relatively simple 
elect,ronie equipment", The signature methods discussed 
in Chapte.1' 2 are fault dictionary methods.. A trouble-
shooting chart lists a set of voltages for the normally 
operating equipment and some for the abnormally operating 
version.. If the equipment is found not to be operating 
properly, the voltages are compared wi th a set from the 
charta When the sets agree, the chart indicates the 
probable locating of the element causing the (faulty) 
readings~ An example of a type of troubleshooting chart 
is shown in Figure 3$5e There are four voltages shown; 
V 1l1V 2'V 3 and V4:" The table is exhaustive in the sense 
that it contains all possible nominal, high, low 
combina ti ons of the four voltages", From a knowledge of 
the nominal values, the actual checkout would involve 
a measurement of the voltages and the appropriate 
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classification - high, low or nominal. With the 
classification, one need merely to look to the REMARKS. 
Key: 
= Nominal 
* High 
- Low 
= 
* 
= 
-
= 
-
~ 
= 
* 
-
-
= 
:::: 
= 
· 
• 
· 
• 
= 
= 
• 
• 
• 
-
REMARKS 
= GOOD 
= R1 Low 
:::: Valve 1 - Gain 
= C18 or R3 Low 
= Transistor 13 
-
Power rectifier, fuse 
Figure 3.5 
to determine the likely source of failure. This method 
is suitable for networks containing a small number of 
components. For a larger number of components such as 
might be found in a small digital computer, the voltages 
and possible faults can be listed but it is more economic 
to store the information on a magnetic tape or disc and 
retrieve the information after the set of measurements 
has been made. The likely fault(s) can then be displayed 
and only the minimum sorting is required, the major 
portion can be done automatically by a method which 
compares the test results with a set of stored results. 
When the two agree, the REMARKS pertient to the results 
are di splayed. 
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3.4 THE BRIDGE FROM GENERATION TO DISPLAY 
We have previously belaboured the connection between 
a priori and a posteriori checkout. This was done to 
stress the dependence of once upon the other. Figure 3.6 
illustrates an automatic checkout scheme with full control 
over signals, loads, measurement, decisions and display; 
,-- ---, ---
, 
I 
I 
STATIC 
SIGNALS 
LOADS 
I DYNAMIC 
I SIGNALS 
, 
L ___ .l 
- ,- --
MATRIX 
1. 
MEASURE-
MENT 
TEMP. 
STORAGE 
MEASURE-
MENT 
'----+-----' I 
I 
--- -.-~- - ~ 
I 
PROGRAM -1 MEMORY ]"'~1--1-1 C~;;;~~-l 
Automatic Checkout Functional Diagram 
Figure 3.6 
FAULT 
ICTIO 
the SYSTEM under test is outlined in bold border. We 
imagine the system to be a combinational network. The 
checkout covers both dynamic behaviour and static 
behaviour. To outline the confines of combinational 
network tests, the dark line partitioning the upper half 
of the diagram from the lower half is shown. The 
contributions from a priori combinational network diagnosis 
are the FAULTY DICTIONARY and the PROGRAM. These are 
outlined in bold border to indicate their importance 
here. The program will be specified by TTS, TMS and OTP. 
A fault dictionary is provided by TDD. In the next 
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section, methods for generating test information a priori 
for combinational networks are discussed. Some methods 
are useful for TDD and TTS., TMS and OTP. We will show 
that the faultable gate provides a mechanism for 
contributions in those areas. However, the distinction 
between display a priori for representing a TD and display 
a posteriori for showing an actual test decision for the 
equipment should be maintained. 
3.5 TEST INFORMATION GENERATION 
3.5.0 Fault Simulation 
It was stated in the introduction that any Boolean 
function FB of m variables x ,x , ••• ,x can be expressed 
i 2 m 
as 
where y is a Single output in this case. The x. can have 
J 
the binary values 0 or 1 and FE is realized by a 
combinational gate network. 
The problem of diagnosing faults in combinational 
networks can be made more concrete by observing that there 
are two possible fault sources which can exist in the 
network whose output is y. The schematic for the network 
is shown in Figure 3.7. It has a unique output for a 
given combination of input values. The faults which 
Xi 
x 2 FB y 
x. , 
J . 
xm 
LOGICAL NETWORK 
Figure 3.7 
can occur manifest themselves as ( a ) a chan ge in x. 
J 
or (b) a change such that y for x. is equal to y for X. 
J J 
in the logical functioning of a network gate. These two 
possibilities can be illustrated by an example using a 
simple two input gate. We discuss the latter possibility 
first. 
3.5.1 Single Gate Faults 
( i) Functi onal Faul ts 
There are 16 possible different Boolean functions 
FB which can be generated by a two variable. These are 
sh~wn in Figure 3.8. Of the 16 shown in Figure 3.8, 
F 2 ,F 7 ,F S ,Fg , and F~5 are commonly realized as gates. They 
Boolean Functions of Two Variables 
x~ x 2 F~ F2 F3 F4 F5 F6 F7 Fs Fg F 10 F11 F 12 F 13 F~4 
0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 
0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 
1 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 
1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 ~ 1 
Figure 3~8 
are given the names NOR, EXOLUSIVE-OR, NAND, OR and AND 
respectively. Logical inversion is not 'included in the 
above table bu t can be considered as the opera ti on 
illustrated in 
x y 
o 1 
1 0 
Figure 3.9 
F 15 
0 
1 
1 
1 
Figure 3~9. It is written as y = x where the bar over the 
top denotes logical complementation. The phy~ical 
F ~6 
1 
1 
1 
1 
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realization is called an inverter circuit. 
In general there ar~ 2(2ffi) different logical functions 
of ffi binary variables. Any subset of functions taken from 
Figure 3.8 which will realize an arbitrary function of m 
variables is said. to be functionally complete. For example, 
F2 .and Fg are logical functions Which form a functionally 
complete set$ The usual test for functional completeness 
is to see if the function which is thought to be 
functionally complete can be transformed to .the AND, OR 
and NOT (comp 1 emen ta ti on) func ti ons. Deno t ing the general 
operation by *, we can show that certain subsets of the 
table in Figure 3.8 are functionally complete. As an 
illustration, we will take F2 ; F2 =>*. 
Example 
Show that F 15 ,F g' and complemen tation can be 
realized by F 2 alone. The usual proof is the truth 
table method (Figure 3 .. 8 is a truth table) and from 
Figure 3.8 we have the following: 
Oomplementation: A X = x*' x 
AND operation: Xi • x 2 = (Xi *' Xi) * (x2 *' x2 ) 
OR operation: Xi + x2 = (x * x ) *' (X1 *'X2 ) 1 .2 
These can be easily verified. 
Continuing the illustration, we consider first a 
faul t which al ters the gate function,. The general 
transformation can be denoted by 
where Bk '; Bf and Bf~:::; 1,2,3,...,,16. The· multi-
functional property of ,the fault gate can be denoted by 
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whereL means that y is given exclusively by F 1 , or F 2 , 
or F , ••• , or F • A schematic representation for 
3 2(2m) 
Equation 3.8 is given in Figure 3.10. This schematic is 
to be interpreted as follows. 
::-'--f F B t JI----Y 
B =t ,~ , ... ,16 e ' 
Figure 3.10 
If a logical proposition is associated with each Be line, 
then a logical 1 on the line means that the mapping 
performed by the box will co rrespond to the Boolean 
func ti on FBe. Becaus e only a single Be line may be true 
at anyone time, the output wi 11 depend only on x 1 and 
X2 and on the Be line. For the properly operating 
network, the Be corresponding to the function which the 
ga~te was d~l3igned to real:i,ze' will be. the one selected. 
For a gate which is faulty, the Be line will be selected 
which gives the desired function. In terms of the 
mapping error defini tion for a faul t given in Chapter 1 , 
a fault occurs when the mapping FBe is changed to the 
mapPingFBj ' where cFB is the good mapping and ~ ,is the, 
~mapping. l l 
A slightly different way of interpreting the faulty 
functi oning is given, by the sum-of ..... produc ts gate sh0wn 
in Figure 3.11. The input pr@positions and their 
complemen ts are assumed to be applied to perfectly 
operating AND gates. The F j blocks are more complex 
than they appear. They contain a block which corresponds 
Sum of Products Controlled Functions 
BL 
~~ , A 2 
" N ,G 
~"" 
B~6 
,6 D 
1;3:;1. 
" 
B -- A 2 , 
N e 
.. 
B~,6 0 D 
" ~ 
. 
.. 
G 
G 
Rt 
B, A , 
2 ., N 
" 
B e, n 
1£ 
to the'f. function whose output feeds one input of a two 
J 
input AND gate. The other in:put to the AND gate is shown 
at the bottom of each block. Hen~e, the network selects 
out a single f.' to a:pply to the OR gate. The value of y 
J 
will depend on the f, selected by the sixteen-in:put AND 
J 
gates to which the Be are a:p:plied and on Xi and x 2 " 
(ii) Line or Input Faults 
Combinational tests can be regarded as single 
stage decision processes G Sequential tests can be 
thought of as multi-stage decision processes. The 
relationship between these can be visualized by a tree 
diagram. The actual processes are difficult to 
visualize without the aid of a display. Display methods 
can be used to elucidate important test alte~na:tjjjLelt 
- - - - .--- -- .-,--
to develop shortest tests provided the network to which 
3032 
they are being applied is not too large. 
Several types of combinational logic gate faults were 
mentioned in Chapter 1. A line fault is the general term 
applied to physical faults which block or inhibit the 
input signals to the gate or caUBe them to be permanently 
at one logic level. The physical manifestation might be 
a shorted or open circuited diode. 
Large 'scale intergrated circuit line faults may be 
physically caused by the shorting together of two leads 
through a masking, etching or isolation layer fault. In 
this cause, the two input signals become indistinguishable. 
Here again, it is permissible to regard these faults 
as a mapping error which results from a change in the 
network mapping. However, the effect of each line fault 
on the gate functioning must be computed and stored. 
If a fault detecti on tes t is to be desi gned, it may be 
desirable to use tests which require that every gate line 
be tested at both its high and low value to ascertain that 
the gate is goodG An analytical approach to this problem 
has been developed by Akers( 4 ) and more extensively 
b S · (125 ) T d· t yellers, HS1ao and Bearnson • he metho 1S 0 
compute the Boolean difference. Basically, Equation 3.1 
is used and the variable and its complement are 
introduced into the function •. The two resulting functions 
are EXO'1U@IVE-OJ{'ed and the result is 0 if the output 
remains the same for all input conditions. If the output 
is different for some condition, the result of the 
summation will be1 • 
Suppose the Boole~n difference is computed for some 
function with Xj and xjo Using equation 3.1 and Sellers' 
notation we obtain 
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where @ is the modulo 2 addi tion symbol and dx j is the 
Boolean dif'ference wi th respect to x j • If dx j is 1 for 
some set of inputs, then this set of inputs will make 
the function 1, independent of x j _ Using this result, it 
is possible to develop fault detection and isolation tests. 
This can be illustrated with an example. 
Example (After Sellers et al) 
Compute the Boolean'difference to determine the 
conditions for which an error in the input Xi will cause 
the output y to be in error for the network shown in 
Figure 3 ~ 1 :2 ~ 
I' 
A 
N 
I 
D 
0 
R y 
I'he function represented by the network in Figure 3.12 
is given by 
and using Equation 3e9, the Boolean difference with 
re~pect to Xi is 
after a few lines of algebra e 
Tests for input faults for each variable can be 
developed in a similar manner for each input0 In the 
above example, the test input x 2 XS gives a different 
output for Xi than it does for x10 This can be easily 
verified for Figure 3@12 0 
3.34 
To test for all possible functional failures and all 
input variable failures would involve computing 
Equation 3,,9 for each possible function (16 for the 
simple two-input case) for all X.E> For a large network 
J 
the function becomes impossible to handle using pencil 
and paper" A computation for dX j may require more than 
several pages for only 6 variables" Moreover, incorpor-
ating an extra 22m gates into a network to test for all 
possible functional faults is unreasonable. 
In seeking ways to improve upon the ideas of other 
investigators, and Poage and Roth in particular, it 
became apparent tha t a "mixture" of the algebraic and 
algorithmic approaches was probably optimum" Because 
the algebraic approach is potentially exact, it is useful 
when ne tworks are modera tely cOmplex" But algebraic 
expressions become in tractable whe n the network contains 
more than,!j say 10 gates,6 To handle these larger networks, 
an algorithm which can be programmed for the digital 
computer is desirable" Most algorithms are not limited 
by network complexity but are susceptable to computer 
storage size" Roth has reported( 119) that a 50 gate 
network takes 45 seconds for one pass using the DALG 
algorithm and that the 360/50 model IBM which they used 
is limited to 100 gate networks" 
The mixed approach that resulted from this work and 
which is described in this chapter is implemented by 
uSi ng the faul table g8,te" It is represented by a 
Boolean expression which can be incorporated into an 
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algebraic method as well as programmed for the digital 
computer. Using what amounts to conventional algebraic 
manipulations, an expression for the network output in 
terms of the interconne cted faul table gates is obtained 
in a sum-of-products form. Each term in the network 
expression represents conditions both in terms of input 
combinations and gate repair status which must be present 
for the output to be TRUE. Using the complemented 
sum-of-products expansion, gate status conditions for 
which the network output will be FALSE can also be 
derived. 
A purely algebraic method for test, information 
development is difficult to program for computer solutions. 
Consequently, a simulation of the network must be employed 
when network complexity is great. The main objection to 
most of the previously reported simulations is that they 
utilize models which cannot be related to the actual 
network. That is, the individual gates do not exist in 
the simulation per see Once the equations have been 
compiled in a simulator, the identity of the gates is lost. 
In the simulation which we have developed here, each gate 
signal and the gate status (good, s-a-O, or s-a-1 ) is known 
for each input to the networks This complete knowledge is 
invaluable when multiple output tests are required. 
3.6 FAULTABLE GATE 
3.6.0 Introduction 
The faultable gate will be developed in this section 
using an example. The method for introducing faulty 
behaviour is to append additional logical variables to 
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the conventional gate network equation. A fault is 
simulated by selecting a particular set of values for 
the appended variables. Because the variables are 
affixed to the ordinary logical equation, the level at 
which fault simulation is introduced may be selected. 
Hence, gate faults may be simulated or an entire module 
fault may be simulated. This generality follows from the 
mapping error concept introduced in Chapter 1 .• 
Assumptions made in developing the faultable gate 
are: 
As sump ti 0 ns : 
1., Except for the primary input lines to the network, 
it is possible to represent an input line fault 
as an output line fault on the gate feeding the 
line. This prohibits any fan-out within the 
network. If fan-out exists, all of the lines being 
fed by the particular output will be latched to a 
particular logical level, (0 or 1)8 
2 e The mode of failure exhibited by agate is.: stuck-
at-one or stuck-at-zeroe This corresponds to 
functions F t and Fj ':, in Figure 3 $ 8. In certain 
types of transistor gates, this mode of failure 
is dominant. Where line failures are more 
realistic, the reasoning in assumption 1 (above) 
applies. If gates are known to fail in another 
mode (i .. ee they realize another of the functions 
shown in Figure 3.8), this can be accommodated 
\ by using a condensed version of the network of 
Figure 3811. 
The requirements for a faultable gate model are the 
following: 
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.Requirements: 
1 $ Failures simulated by the model must correspond 
to the ~ailures which occur physically in the 
e quipmen t ~ 
20 Information Which specifies the internal network 
structure should be preserved in the analytical 
development of the network equation using the 
faultable gatee (This requirement will be better 
understood once Section 386~5 has been read.) 
3e The model must be suitable for incorporating into 
a digital computer simulation e 
4~ The model must be useful both for the fault free 
and ~aul ty operation. In addition, it must be 
simple. 
We ,begin the faultable gate development by dbserving 
several properties of th e network shown in Figure 3,,1 3 ~ 
This network shows a main AND gate bordered by additional 
\ 
AND. and OR gates~ The main network inputs are Xi an<l X 2 
and the main output is Yo Ancillary inputs Which 
contnol the value of yare distinguished by superscripts" 
For the present, the network is essentially an eight 
input, single'output network. We choose to treat it 
later as a single gatee 
Using the network in FiguIje3.,13, it is possible to 
simUlate line ~aults on Xi and x 2 and stuck-at-one and 
stuck-at-zero ~aults on the output line. We can 
regard the inputs as being given by input and output 
,- - - -
I 
I 
General Faultable Gate 
Figure 3.13 
propositions which will be written 
and 
(x XO + Xi) for Xi iii 
OR 
where XO Xi yO and yi are termed auxiliary E.ropositions. i' i' -
Assuming positive logic, normal conditions on the 
input lines are prescribed by: x~ and x~ e~ual logical 1 , 
and xi and x~ e~ual logical O. Under these conditions, 
the underlined AND gate in Figure 3.13 will be operating 
according to conditions prescribed in Figure 3.8. If 
in addition, the y propositions are yO e~uals 1 and yi 
e~uals zero, Figure 3.13 reduces to the gate (network) 
shown in Figure 3.14. This is the normal AND gate and 
its logical function is given by Fg for the inputs shown 
y 
.AND 
Figure 3 ~14 
. I 
Y 
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The Boolean equation expressing y in terms o~ Xi and x 2 
and the ~ailure control (auxiliary) input propositions is 
or expanding into a sum-o~-products fo rm 
wher~ the II ~ II operation Sign-will be,. iIT;lplied and 
each clause in this expres$ion comprises a produQt of 
logical variables termed literals~ The table in Figure 
3~15 shows the allowable values for the auxiliary input 
proposi ti ons and the resul ting simulated faul t ~ By 
setting the auxiliary ~ailure propositions to the values 
X i X2 XO i XO 2 Xi i Xi 2 yO yi STATE 
1 1 0 0 1 0 GOOD 
0 1 0 0 1 0 Xi LOW 
1 0 0 0 1 0 x 2 LOW 
1 1 1 0 1 0 Xi HIGH 
1 1 0 1 1 0 x 2 HIGH 
1 1 0 0 0 0 y LOW 
1 1 0 0 1 1 y HIGH 
Taible Showing Fault Simulation Conditions 
Figure 3~15 
given in the table, the state (gate condition) can 
be simulated. 
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Note that Xi and x 2 columns are blank in Figure 3.15. 
This means that any set of inputs may be applied but the 
STATE over-rules any condition that may apply. If the 
proposi tio ns are for th e GOOD sta te, then the network 
behaves as a simple two-input AND gate. Other behaviour 
may be deduc ed from the table. 
Although Equation 3~10 is basically not complex, it 
would be far too cumbersome and time consuming to write 
an equation for a network containing more than say 5 
gates of the 8-input variety given ih FigQre 3613. For 
handling larger networks, it is desirable and indeed 
mandatory to re~uce the number of auxiliary input 
propositions. Poage developed a technique using what 
amounts to a reduction of the network in Figure 3.13 to 
the left of the underlined AND gate. He has not included 
yO and yi into his model. We are gQing to take the 
opposite side here. xi,x~,x~ and x~ will be eliminated 
from the model for the purposes of simplification. The 
motivation and reasons for introducing this simplification 
were given under the assumptions at the beginning of 
this sections We again repeat that the likely mode of 
failure in a gate will be either in the input line (a 
short or open circuit) or in a latch-up at the output. 
If line failures occur in the internal gates - that is, 
any of those gates with inputs from other network gates 
only - an output latch-up will be indistinguishable from 
a line failure if the output has no fan-out. Another 
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possibility is that the failure causes the gate function 
to change from F j to some other function but not F:).. or Fi6 · 
This possibility can certainly be accommodated but the 
corresponding faultable model becomes increasingly 
complicated and the extra flexibility must be paid for 
by increasing the number of variables in the gate equation. 
As a compromise between a complex gate which has the 
potential to simulate all 16 possible functions and the 
gate whidhcan realize only a single function, a final 
model was selected which simulates the good and st~ck-at 
cases. 
3.6.1.1 Final Model 
The simplified modified final model for the faultable 
gate in Figure 3.16. The notation has been altered 
slightly for the sake of clarity and for the eventual 
computer programming (coding). y has replaced yO and ~ 
AND 1-----r--1--I-- y 
OR 
.---------~--- -----.-.---.-... ,--.. " .. -.... ---------~~---.,--j 
Faul t,a,p,le ,GRtte 
Pigure 3.16 
yi. Any function can be inserted into the block labelled 
FBe' The remainder of the faultable gate is the same 
for all FB • Four of the more important faultable gates 
e 
and their equations are shown in Figure 3.17. The usual 
designation (AND, OR, NOT etc.) can be prefixed with the 
capi tal F to distinguish the ordinary type of'!~'gate from 
the faultable gate. They are manipulated in the same way 
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as ordinary logical elements except that the ¥ and ~ 
are 
Y 
y 
y 
always carried 
EQUATION 
= ~+¥.(Xi.X2) 
FAND 
= ~+¥.(Xi+X2) 
FOR 
;::: ~ + ¥. (Xi +X2 ) 
FNAND 
FNOR 
KEY: 
as terms in the Boolean expansion. 
REALIZATION 
Xi ~ 
I ~OY x~ 0 ~ 
~H I ~ Y 
~~~ 
~ I ~Y 
oy 
+ Logical "I~llSiveJOR" ::j}-
• Logical "AND!! .::D-
- Logical Nega ti on -0--
Figure 3.17 
3.6.2 Faultable Gate Equations 
The equation applicable to each particular fault-
able gate is shown in Figure 3.17. 1m important feature 
of the equations is that the form of each is the same 
with respect to ¥ and~. In general, the equation for 
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the gate sliown in Figure 3.16 can be written 
3.11 
or 
y. = f3. + y. (FB ). J J J l 
where FB l can be any arbi trary Boolean function. If 
Equation 3.11 is regarded as the actual gate equation, 
then the proposition associated with y and f3 control the 
"status" of FBl" The possible conditions are: 
1 • FB ' 
l 
GOOD (3 = 0, y = 1 
2. FB ' STUCK-AT- (3 = 1 , Y = 0, (1 ) 
t ONE 
3. FB ' STUCK~AT- f3 0, y = ° ZERO = . t 
From the above conditions, we can see that FB need never 
be altered to simulate a gate fault; the effect can be 
obtained by the control propositions y and f3 associated 
with the gate model. The interpretation of a fault as a 
mapping error can be given if y and f3 are regarded as 
parameters of a Boolean mapping MB " The mappings can be 
written as 
MB (f3 , y) => F B l 
MB (f3, y or y) =:> F 16 
3.6.3 Interpretation of Faults as Mapping Errors 
One of the basic postulates stated initially was 
that a fault can be represented as a mapping error. This 
means that parameters have the effect of changing the 
mapping, or the Boolean function FB depending on what 
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values they have been assigned. 
In the previous section, we introduced the parameters 
¥ and ~ into the Boolean expressions. By doing this, we 
made it possible to control the logical function or the 
value of the functions. Although the result of 
introducing ¥ and ~ was to "condi ti on" the func ti on to 
make it dependent on the values of the parameter settings, 
the result may be regarded as equivalent to a change in 
the Boolean mapping or simply a mapping error. Using the 
notation in Chapter 1 in Figure 1 .3, we show the 
dependency by FB I¥,~ . 
3.6.4 Applications 
The faultable gate has two primary applications. The 
first is in analytical method for specifying test input 
signals which will detect and in some cases, isolate 
failures. The method applies a reduction procedure which 
also sp eci fie s those faul ts, which are non-isola table , 
hence independent of the input signals. The second 
application of the faultable gate is to the development 
of a computer fault simulation program. Here, the gate 
equations are themselves employed directly rather than 
using an indirect compiler method as is sometimes done. 
This simulation can be applied during the early design 
stages when the logic equations are being formulated or 
after the design has been fixed. In either case, the 
testability of the network for a particular test type 
can be evaluated. 
In Equation 3.11, FBt does not imply any limitations 
on gate complexity. It may have a simple or extremely 
complex representation. This means that FBt may be the 
expression for a simple gate ££ for an entire network. 
x 
, 
1. 
The key Doint is that the level of the network test can 
be very fine or very coarse, de~ending on the Darticular 
requirements. Single gates may be tested or tests may 
-be developed a t the module level. 
3@6.5 Test Generation Using Analytical Faultable Gate 
Exp re ss ions 
The apDlication of the faultable gate expressions to 
generating test inputs for a given network can be 
illustrated by theexamDle network shown in Figure 3.1 8. 
This has previously been used by Poage to demonstrate his 
technique and contains sufficient comDlexity. We will 
assume that the input terminals and outDut terminals are 
fixed and that inDut and outDut signals are binary 1 or 
O. The objective of this develoDment is to select input 
combinations which will give outDut signals which deDend 
not only on the value of the inDuts but also on whether 
the gates are good or' contain faults. 
The network in Figure 3.18 contains two AND gates,(1 ~2) 
two INHIBIT gates, 3 and 4 and, one OR gate number 5. 
Note that :1 t is necessary to assign each gate a diffeT'ent 
nmnber' and that the output signal subscripts be the same 
~~~-~~-~ 
Y1 " ~G.. 
AND INHIBIT 
2' 1 r-9 (3 x 
\ 
, ' 
OR 
5 
., 
-v x 
AND INHIBIT Y4:: 
Y2 4:: I 2 4:: 
x 
Figure 3.18 
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as the gate number. The y and ~ variables are also 
assigned the subscript which corresponds to the gate 
number. The gate output is denoted YiP The independent 
inputs are xjo The set Qf faultable gate equations for 
each gate in the network in Figure 3.18 can be written by 
inspection. They are 
y1. = x1. x 2 Y 1. + ~ 1. 
Y2 = X3X4 Y2 + ~2 
.Y3 = Y1.Y2Y3+~3 
Y4 = Y1.Y2Y4+~4 
Y5 = (Y3+Y4)Y5 +~5 
Combining Equations 3012 to solve for Y5 alone gives 
(after 15 minutes of algebra): 
Y5 = X1. X2X3y1. Y3Y5~2 + X3Y3Y5~1.~2 + X4Y3Y5~1.~2 
+ X1. X2X4 Y1. Y3 Y5~2 + X1. X2 Y1. Y2 Y3 Y5~2 
+ X1.X3X4Y2Y4Y5~1. + X1.Y4Y5~1.~2 
+ X2X3X4 Y2 Y4 Y5~1. + x 2 Y4 Y5~1.~2 
+ X3X4 ¥1. Y2 Y4 Y5~1. 
+ Y1. Y4 Y5~1.~2 + Y2 Y3 Y5~J32 + Y5~3 + Y5~4 + ~5 
3.12 
3,,13 
Equation 3.13 is the sum-of-products expression for the 
network output. Each clause gives the conditions for 
which the output will be one. If all of the terms in any 
~ clause are 1, the output will be one, independent of 
any other conditions that may exist. If at least one 
literal in each clause is 0, the output will be zero. 
An interesting and potentially useful by-product of 
the expansion of Equation 3.13 is the appearance of 
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path terms which trace the route of signals through the 
network. For example, the term X1X2XSY1YSY5f32 shows that 
a 1 will appear at the output if gates 1,3 and 5 are either 
good or stuck-at-one and if gate 2 is good or stuck-at-zero. 
The input is 110·1 or 1100. The actual path is through 
gates 1,3 and 4 and 2,3 and 5. Paths evolve naturally in 
the equation reduction and are equivalent to the normal 
form expressions described by Armstrong( '7 ). but are . 
developed wi thout resorting to tracing through the network. 
The input combination to test the fault conditions in the 
expression X1X2XSY1,YSY5f32 is 110x where the inputs are 
ordered according to their subscripting. The "x" denotes 
the fact that x4 may be· 1 or O. We will sometimes write 
x
d to denote the decimal equivalent of a vector such as 
X1X2XSX4 if all members of the input set are specified. 
For example, the input X1X2XSX4 = 1101 m,ay be written as 
13 or ~1Se 
For long expressions in x,y, and f3 it is convenient 
to use the condensed notation which carries along the 
subscripts only. This notation is similar. to the 
compressed notation used by poage(115). In this case, 
however, the correspondence between the two notations is 
more direct than Poages I. For example, the first term in 
Equations 3~13 can be written 
which makes the expression compact without destroying any 
of the useful information. Fault detection tests can be 
developed by using the expression given in Equation 3G13 
and its complement. 
Figure 3.19 is a table which shows the condensed 
equation for the output Y5 and its complement, y5. The 
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for developing all teswJwhich detect stuck-at-one and 
stuck-at-zero faults using the information in Figure 3.19 
will now be described. 
3.6.6 Stuck-at Tests 
Tests for s-a-O can be developed by first noting that 
the literals in any single clause in the Y5 proposition in 
Figure 3.19 must all be true for the clause to give a value 
Y5 = 1. However., the clauses contain condi tions for which 
the output will be 1 if the gates are other than good. We 
can eliminate all of the abnormal conditions by setting 
the ~i terms equal to zero. This excludes any terms which 
are 1 because of a possible stuck-at-one condition. A set 
of ct.e:Dms.()De:,Illat'inllJ.t,~: called the reduced out:Qut :Qroposi tion 
which will give an output of 1 only if the conditions 
existing within the network correspond to the terms 
remaining. The objective is to next select an input 
combination which causes a clause to be 1 while all other 
clauses in the output expression are zero * Then, if 
this input is applied, faults can be simulated by fixing 
the remaining y and ~ variables to values which cause the 
output to be zero. A similar approach can be applied to 
the complemented expression to derive the stuck-at-one 
condition. The test development technique will be 
descri bed for the equations in Figure 3.19. 
Setting all ~ terms in the Y5 proposition false and 
y terms in Y5 false gives the resulting equations shown 
in Figure 3.20. Tests for s-a-O are obtained from the Y5 
proposition in. Figure 3.20 by selecting sufficient y 
terms to test all gates. A sufficient set of y terms is 
* The reader will note the similarity here to the prime 
implicant problem. 
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REDUCED OUTPUT PROPOSITIONS 
OUTPUT PROPOSITION OUTPUT PROPOSITION 
Y5 YB 
Y = X12S)"135f32 ( 1 ) Y = X123¥)"1i}f:JS45 (1 ) 
+ X124)"135f313 . (2) I + X12)"1f32845 (2 ) 
+ X12)" 1235132 (3) + X34 )"2131345 (3) 
+ X134 )"245131 (4) + xl13f3Ii3345 (4) 
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+ X34 )"1.245131 (6) + X14f312345 (6) 
+ X24f31.2345 (7) 
+ :(;:1312345) (8) 
Figure 3.20 
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a set which covers energy gate. For example, the terms 
X12~'¥135f32 and ~34"{1245f31 cover all gates. The first term 
covers gates 1,3 and 5,"{;must be 1 for the test to pass, 
and the second covers 1 ,2,4 and 5. However, because the 
term "{'1 f3 '1 occurs in the second clause, the stuck-at-zero 
condition for gate 1 must exist for this clause to be 1 
if ~34 and "{245 are true. A better term to select from 
Figure 3.20 is ~'134"{245f3'1. Here gate 1 must be good 
(or possibly s-a-O). The difference in these two clauses 
is the speci fication of X;1 in the latter case whereas( , 
no specification of ~1 is made in the former. Using the 
two inputs prescribed by these clauses, we obtain the 
1 . t * fol oWlng resul s $ 
1 
o 
1 
x 
X 3 
o 
1 
x 
1 
g yO 
1 
1 0 
1 
Figure 
yO 
2 
yO 
3 
yO 
4 
yO 
5 
0 0 
0 0 0 
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Figure 3Q21 shows that the output will be 1 if the 
network is good, and 0 for s-a-O faults on gates 1 ,3 and 
5 for the 110x input and 0 for s-a-O faults on gates 
2,4 and 5 for the Ox11 input. In addition, the input 
110x will give a 0 output if gate 2 is s-a-1 and the 
input Ox11 will give a 0 output if gate 1 is s-a-1. These 
are not shown in Figure 3.21. The notation y~ means 
J 
Itgate j is stuck-at-zerolt and is different from the y? in 
1 
Figure 1.13. 
* 
In a similar way, the reduced output proposition 
The notation in the tab~e uses a superscript on the y to 
Signify the stuck-at condition for the particular output. 
The entry in the table gives the output value for the 
fault condition. No entry indicates that the output is 
the same value as when the network is good. 
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for Y5 can be used to generate tests for s-a-1. It is 
possible that different combinations result in tests 
on the same gates for identical fault conditions. For 
example in the reduced output proposition table in 
Figure 3.20, the Y5 clauses which may be regarded as 
equivalent are 
( 1) (2), and (4) ( 5 ) , 
and for Y5 
(5) (6) (7) 
where the bracketed terms are those shown in Figure 3.20. 
Unless there is a preference for a particular 
input combina tion or good reasons are known for retaining 
all terms, it is useful to simplify the Figure 3.20 to, 
retain necessary terms only. One possible minimum-
reduced output proposition table is shown in Figure 3022. 
MINIMUM REDUCED OUTPUT PROPOSITIONS 
OUTPUT PROPOSITION OUTPUT PROPOSITION 
-
Y5 . Y5 
-
Y5 = X;123 • ¥ 1>35 0 {32 Y5 = X 123 4,f1 ¥12' f3s45 
+ :x: '1 34 ~ Y245 of%: + :x;~ 12 ~ Y ~ 1 f3.fZs15 
+ X 0 I(-:C23 5· {32' + X'34 .. Y 2 t f3; ,---'12 1345 
+ X 34 <f Y1:'245' {31 + X13 0 ~234g-
Figure 3~22 
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3.6.7 Fault Table Development 
A comprehensive faulttable can be developed using the 
minimum reduced output propositions. Fixed tests to 
detect the presence of all single faul ts can be developed 
by specifying the input combinations and the output. The 
faul t table developed from Fi gure 3,- 2;2 is shown in 
Figure 3.23. It contains entries which give the output 
signal value. The se are not the D .. introduced in lJ 
Section 3.3.1. 
G 0 0 0 0 0 1 1 1 1 1 Xi x 2 X3 x 4 Y1 Y2 Y3 Y 4 Y 5 Y i Y 2 Y 3 Y 4 Y 5 
1 1 0 x 1 0 0 0 0 v 
0 1 1 1 0 0 0 0 v x 
1 1 1 1 0 1 1 1 1 1 / 
1 1 x x 0 1 1 1 1 1 
x x 1 1 0 1 1 1 ' 1 1 
0 x 0 x 0 1 1 1 1 1 
Figure 3@23 
We note first of all that in the fault table shown 
in Figure 3@23, the last two clauses in Y5 of Figure 
3@22 are eliminated. The reason is that a s-a-O condition 
y ~ must be present for the output to be good, indeEendent 
of what the inputs may be. This brings about the 
conclusion that the first term ~ -y {3- covers the 
.'123 135 2 
third term in Y5 and the second covers the fourth term. 
A test which detects all single faults and which is, in 
this case a minimum set, is denoted by Vmarks at the, 
right edge of Figure 3.23. 
Onepossible minimum fixed test given by the table is 
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1 1 0 x 
0 x 1 1 
1 1 1 1 
or 
1 1 0 1 
0 1 1 1 
1 1 1 1 
1 or 0 maybe inserted in the X or "don't care" entry. 
It should be mentioned that Detectability is 1 for 
the tests derived assuming single faults. 
306.8 Indistinguishable and Multiple Faults 
Figure 3.19 equations were reduced to obtain a compact 
method for determining single f0ult detection tests. A 
less specific interpretation of the expression for Y5 and 
y~ permits the conditions for indistinguishable and c' 
multiple faults to be investigated. 
For an example of indistinguishable faults, note 
that if the conditions indicated by clauses (11)-(15) in 
Y5 of Figure 3.19 prevail, the output will be 1 regardless 
of what inputs are applied. We can identify in these 
terms, multiple and. indistinguishable faults. In term 
(11) the conditions show gate 1 s-a-O, gate 2 s-a-1 and 
gates 4 and 5 goode Referring to the original network, 
it is obvious tha t the inputs wi 11 have nOl 'effect on the 
input for this set of multiple fault conditions. 
Similarly, if, as term (13) of Y5 in Figure 3.19 shows, 
gate 3 is s-a-1 and gate 5 is good, this single fault 
condition cannot be distinguished from condition (11), 
( 1 2 ), ( 1 4) or (1 5 ) . 
An illustration of a multiple fault which can be 
. , 
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detected is number (9) of Y5 in Figure 3.19. Here, gates 
4 and 5 are good and gate 2 is s-a-1. If gate 1 is good 
or s-a-O, the output will be 1. If, however, gate 1 is 
s-a-1, the output will be zero. 
Hence x~ tests· 'the mul tiple failure gate 1, s-a-1 and 
gate 2 s-a-1 • 
3.7 TEST INFORMATION, GENERATION: A SIMULATION 
3.7.0 Computer Aided Diagnostic Studies 
Computer simulation of logic networks has been 
describe~~89). It provides a fast and efficient method 
for analY$ing the input-output response of a logic 
network. The purpose of the computer simulation program 
described in this section is to generate diagnostic 
information for a logic network. The method employed is 
a direct coding of the faultable gates developed in the 
previous sectiono Procedures will be described which 
can be used to methodically vary input combinations and 
simulate faults. We will limit faults to single stuck-at 
types. With very little modification, the simulation 
will accommodate multiple faults. 
The simulation is oriented to testing gate networks. 
In the past, computing system diagnostics have been 
designed to test computer instruct'ions~31). This is an 
unreliable method and the results cannot be easily 
evaluated to obtain a testability measure. The method 
mentioned previously which was invented by Roth is aimed 
at testing the gate operations. The level tested here 
is the FE. Because Roth's basic algorithm depends on 
having single output networks, his method is not 
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effective for multiple output tests. The simulation 
described here does not suffer from this limitation. In 
addition, it has attractive display options. 
In its present form, the simulation is "off-line". 
Preprogrammed input 'signal-fault options are specified by 
control cards entered through the card reader. The main 
options are specified as follows: 
Input,. Si gnal 
Sequence the input 
vector bits to change 
one at a time. 
Read the input 
vector from cards. 
Fault Condition 
Good and all possible 
s~a-1 and s-a-O faults. 
" 
Any future development should consider the possibility 
of using an algorithm to select the inputs on the basis 
of path signals( 7 ) interrupted by a particular gate fault. 
Better still, a combination of algorithms and direct 
man-machine interaction would provide an even more useful 
diagnostic tool. The possibility of an on-line inter-
action was considered but because the IBM 360/44 system 
for which the program has been written is not suitable 
for on-line work, the pre-programmed options were used. 
3.7.1 Basic Requirements, Assumptions and 
Applications 
The basic requirements of the computer oriented fault 
simulation method can be states as follows: 
1. The simulation must be able to generate the 
network equation including all outputs from a 
specification of the gate types and the topology. 
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2. The display methods must apply to multiple output 
networks. This means that fault tables must be 
in terms of all network outputs. 
3. Any fault or combination of faults must be 
accommodated by the program provided they are the 
stuck-at type. The good network must be one of 
the possible alternatives. 
4. Because single output, m input networks have 2m 
possible input combinations, short-cut 
assumptions must be made to reduce the number of 
inputs.required for any set of tests. 
5. The simulation must be sufficiently flexible to 
accommodate any of the foreBe~abl~ technology. 
Technology alludes to hardware of the combinational 
type. 
The above requirements and capabilities form a basic 
specification for the design of the simulation. The 
following assumptions and limitations apply to the 
application of the specified diagnostic program. 
1. The fault types are assumed to be 'stuck-at' and 
may be single or multiple. In general the 
simulation will generate the single faults 
automatically. Multiple faults will be generated 
and tests developed only after the type required 
has been specified. 
2. The type of faults simulated may not adequately 
model networks with internal fan-outs greater 
than 1. It is possible to circumvent this 
limitation by incorporating additional gates 
which control the fault condition. 
3" Faults on input lines to gates are not tested 
for the independent inputs. These faults can 
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be checked by hardware schemes such as described 
by Sellers et ala 
The fault Bimulation program developed can be applied 
to the following general PT'oblems .. 
1 e A priori generation of test types which are 
efficient and whose effectiveness can be evaluated. 
2. A priori generation of diagnostic information. 
This may take the form of a fault dictionary or a 
listing of the efficient fault detection tests 
and the output value if the network is good. 
3e The Simulation without the fault option can be 
used to develop logic networks during the initial 
design stages s 
3$7&2 Network Fault Simulatton Program Description 
General Program Structure 
A block diagram of the computer program is shown in 
Figure 3 e 24@ It contains four main routines plus the 
control program. The routines shown in the figure are 
READER, SUMER, LOGEQ, and OUTPUT# The basic function 
of the routines can be described as follows: 
READER: 
All of the data on the network structure, inputs, 
type of gates, and control variables are read under 
direction from this program. (55 Fortran Instructions) 
CONTROL: 
The control program phases the subprograms and 
Simulation Block Diagram 
READER 
SUMER 
CONTROL 
.LOGEQ 
I OUTPUT 
RETURN i' 
Figure 3.24 
trans~ers computation to the correct one. Certain book-
keeping is done in this program. In particular, ~ailure 
counters and iteration numbers are updated. (60 Fortran 
Instructions) 
SUNlER: 
This program determines i~ the output ~or each gate 
has been computed. I~ it has not, it checks to see i~ 
all o~ the input lines have been speci~ied either as 
independent inputs or as outputs ~rom other gates. When 
a gate can be computed, the gate number is trans~erred 
back to the control program which then selects the LOGEQ 
routine. (24 Fortran Instructions) 
LOGEQ: 
The logeq program computes the output g~te value ~or 
the gate number passed ~rom the sumer routine. The type 
of gate is written in literal ~orm in the input viz., AND, 
OR, NOT and the appropriate ~unction is selected. I~ the 
" 
"present" computation is !,iin: the first stage, the 
variable OPT will select one o~ three options: the 
equation will be computed, it will be written and will 
be punched. The options a;r>e: 1 '" all three, 2., the ~irst 
two, 3., the ~i rst one. A counter whi ch says tha t the 
particular gate has been computed is theil, set" Control 
is trans~erred back to CONTROL~ (70 Fortran Instructions) 
OUTPUT: 
If all gates have been computed, the total network 
has been computed. This condition causes control to be 
trans~erred to the output routine. There are three 
options e All three are variations o~ the ~ault table. 
Examples o~ the options will be given sh6vt~y. (190 Fortran 
Instructions) 
307,,3 Input 
It was necessary to make certain assumptions about 
the number of gate inputs in order to simplify the data 
inputo Because gates can have from two to six inputs 
i:p. most of the hardware configurations, it was decided 
that three input gates would be an acceptable compromise. 
A two input gate could then be modelled by tying together 
two inputs and a six input gate could be modelled by two 
or more of the three input gates. Because of the program 
design, any of the common types of gates can be modelled 
and the program permits the user to insert models of 
gate types which are not present in the programG He 
need simply write the gate logic equation and convert it 
to a faultable gate model. It must be given a name 
e.ge FEQV (faultable equivalence gate); reference, 
though input or output~ i~ always in literal format. 
Those gates which have no connections within the 
given network block are termed independent inputs and 
are referred to by IDIX(I 9 J) where I is the particular 
gate terminal and J is the gate numbere 
The interconnection between gate outputs and other 
gate inputs is obtained through a topological connection 
matrix which is called CNX(I,J,K)" If the output of 
gate I is connected to the Kth gate on its Jth terminal, 
a '1 i is entered in the element (I,J,K) G. Otherwise a 
to? is entered. 
The proposition associated with the value (0 or 1) 
of each input is entered as a truth value T or as an 
F if the input is false. This is specified initially 
but ~aY,be changed either through automatic changes 
specified by the program or through a data card which 
can be read at the conclusion of a network computation. 
Hence, it is possible to obtain the gate'response to 
any set of'inputs desired., 
Output is of' two types" The f'irst type is generated 
in the LOGEQ routine and is in the f'orm of' line printer 
ou~ut showing the expression f'or the logic equation and 
its output value or, in addition~ it may be in punched 
card f'orm~ The second type of' output is generated by the 
OUTPUT routineG The options are: 
1 '" Input (Decimal) Fault (Fixed) 
Condition Output (Decimal) 
2 .. Input (Decimal) Output (Decimal) Fault Condition 
(Variable) 
3" Input (Decimal) Fault Condition Fault Table (VariailiJ.le'-) (All Outputs) 
',il<' ' 
The type of' output desired can be selected by specif'ying 
the value of the variable OUT as 1 ,2, or 3. Illustrations 
of' the output will be given later~ 
3.7.5 Program Operation 
A brief account of the algorithm employed by the 
program is as f'ollows: 
1. Input data on gates, inputs, outputs desired, 
connection matrices and control variables are 
read. 
2. The CONTROL program takes over when all data are 
read and establishes all initial array values. 
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3. The SUMER routine is called and a gate with a 
set of three independent inputs is located. This 
gate is 'marked' $ 
4" The LOGEQ routine is called by CONTROL and the 
marked gate is computed. The output from-the LOGEQ 
program is tha t mentioned under Section 3 .. 2 .. 2 and 
is displayed the first time the gate is computed .. 
5. CONTROL establishes whether the all gates have been 
computed. If some gates remain uncomputed, the 
program goes back to step 3e 
6~ If all gates have been computed, CONTROL calls the 
output routine.. Here the option (1 ,2, or 3) causes 
the line printer to output the information causes in 
the format desired. 
7~ CONTROL is again accessed and the faulting routine 
in the control program establishes a fault on a 
gate and the output for this condition is computed. 
The program cycles until all fault conditions and 
the resulting outputs have been computed. 
, . 
This brief description of the program illustrates the 
basic computational procedure used.. We now present the 
result for a particular network.. It is essentially the 
ne tyvork given in Figure 1 .. 18" <' 
Jo8 EXAMPLE SIMULATION 
The network for the example simUlation is shown in 
Figure 3 .. 25.. It is the network in: Figure 3.18 except 
with the INHIBIT gates replaced by FNOT and FANDgates" 
In addition, gates 1 and 2 are three-input gates. The 
individual gate expressions and their output value for 
the input vector shown at the to~, and all gates good is 
[\iPlJT VECTrl~ j ,III l'l 11 
y ( I) PI II. (J". A ( 1 ) , .\ 'lU. :( ( 1 ,11 • ~ j J. X ( 1,21.A'IJ.X( 1, 3 ) y( 11 F 
y( 2 ) 1-\( 2). [J,,'. A( 2l. 1,'1fI. '« 2, ll. '\'il' • ., ( 2,?) .I\'H;.:( ( 2, :11 Y I 21 T 
Y I t,) B I 61 .o,{. I .:JiiT.X ( /) t 1 ). :\\If;.1\ ( b II YI 61 F 
Y I 31 B I 31 • ~":. A I 3) .1. \10. X I 3 , l 1 ./, ,~ll.,' I "1,2) .1.,\1(;. X ( ,,31 YI 31 F 
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Figure 3.25 
given in Figure 3e25(b). The equations are shown to 
have values T or F standing ~or 1 or O. The output 
vector is YiY2YSY4Y5YSY7 = 0101101 ~or all gates good 
and ~or all independent inputs set to O. For computer 
programming o~ the ~aultable equations, the letters 
A = Y and B = ~ are used. The symbols ., +, -, are 
replaced by their FORTRAN equivalents: .AND., .OR., .NOT •• 
Note in addition that the subscripting on the inputs 
is (gate number, terminal number). 
An example of each o~ the three output options listed 
in Section 3.7.4 is shown in Figure 3.26. The input 
vector in each case is 001111. The output vector ~or all 
gates good is 0101101. The ~irst two options do not 
appear to be too much di~~erent. However, in option 2, 
the input will be automatically varied starting with the 
value 111111 and continuing 011111,101111, etc. Output 
option 1 is a "once through" option wi th a particular 
set o~ inputs or usually, a single input. In each case, 
the decimal equivalent o~ the input and output vector is 
listed. The output ~or each ~ault condition is coded 
using a bit weighting 2,4,8,16 etc. "in that.order". 
Coding ~or the input vector is •••• ,16,8,4,2,1 in that 
order with the right hand bit the least signi~icant. 
Option 3 is the really use~ul one ~or developing 
test type in~ormation. It shows the binary and decimal 
equivalent o~ the input vector and develops the ~ault 
table ~or a ~ixed input and each ~ault. The ~ault table 
is the modulo 2 sum o~ the good output vector and the 
vector resulting ~rom the given input but containing 
the ~ault speci~ied to the le~t o~ the table. Each 
output appears in the table and the ordering is the 
same as ~or the output vector. For example, in Figure 3.26, 
I iPUT VFC TIJR 0' 1111 rUTPUT VcCTr,R r 1 '. II 
XI I I-GA~E TEN YITI-RAS[ TI-', f-AILUH TYPE 
1'5 1 R, '~FHIfJqK FAULl-FReE 0 
Li 
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0 
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1 
the output with all gates good gives outputs whlch 
are no different from the output vector 0101101. 
However, with gate 2 stuck-at-zero, the output is 
0000011. Hence the fault table entry is computed by 
the modulo 2 sum given by 
0101101 
@ 0000011 
= 0101110 
3.62 
which can be verified as correct from the figure. A 
figure of merit labelled SUM is listed on the side. It 
is the total number of outputs minus number of outputs 
which are different from the good output for the given 
fault. It may be used as a measure of the network's 
sensitivity to a particular fault for a given input. 
,Appllca tton of Pault ,TableOp'U,oD; 
The information in the fault table option may be 
used for test type specification. We will now describe 
this application. For each input vector, the columns 
of the fault table list the value of the outputs for all 
faults. Each time the particular output is different 
from the good output, a 1 appears in the faul t table. 
For a given input, the best output to select for test 
purposes is theoone which has the greatest number of 
ones. 
In the fault table option OUT = 3 in Figure 3.26, two 
columns - number 4 and 5 - corresponding to outputs 4 and 
5 contain four and five ones respectively. This means 
that for the input 001111 which has a decimal equivalent 
of 15, only four of the fourteen possible faults will be 
detected by monitoring gate 4 output or five ~y monitoring 
gate 5 output. 
In Pigure 3.25(a) the network is essentially 
equi valen t to the ne twork shown in Pigure 3.18. 
Consequently, the input used to test the two networks 
should be identical. That this is so can be verified 
from Pigure 3.27. The fault tables for the inputs 110111 , 
111011 and 111111 are shown. These correspond to the 
Ox11 , 110x and 1111 inputs illustrated in Pigure 3.23 
for the four inllUt gates. x means "don't care". Scanning 
row five of the fault table in Figure 3.27, for an input 
of 110111, the faults detected are (2,~-a-0), (LI.,~-a-O), 
(5,I3-a-0) and (1 ,13-a-1). (We can disregard gates 6 and 
7 for this discussion because they simply form a part of 
the inhibit gate inPigure 3.18). In figure 3.23, we 
notice that input Ox11 also detects faults (2,s-a-0), 
(4,s-a-0), (5,s-a-0) and (1 ,s-a-1). Similarly, the 
input 110x and 111011 can be shown to give equivalent 
fault detection indications as do 1111 and 111111. 
In both of these networks, (Figure 3.18 and Figure 
3.25) gate number 5 output is the most useful for 
obtaining fault detection information. Although this 
examp'le is simple, it illustrates the application of 
the simulation and verification of its operation can 
be obtained. Its real application is to longer mul~iple 
output networks. Two networks of twenty or more gates 
were simulated using this program. The limitation seems 
to be not in generating the fault table but in displaying 
the results. The two options shown in Figure 3.26 giye 
a decimal output which is more compact but not so useful 
for test input specification as the fault table option. 
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3.9 SUMMARY AND CONCLUSIONS 
A discussion of the procedures for developing 
diagnostic information for combinational networks has 
been presented. The paramount objective of any fault 
detection or isolation technique is to develop the 
shortest possible test. This means that the minimum 
number of 'input combinations which will detect and/or 
isola te all faul i:§ is required. 
It was shown that the easiest way to perform fault 
isolation is to use serial testing techniques based on 
a sequence of tests. Here, efficiency is important and 
the effectiveness of a particular sequence must be 
evaluated to determine the degree of optimality. 
Three contributions have been made. These are a) 
a statement of an efficiency criterion for multiple 
output tests, b) an analysis procedure for determining 
optimal fault detection tests and c) a network simulator 
designed for fault studies. 
The fault analysis procedure yields an expression 
for the output function in terms of input signal 
propositions and element fault propositions. The network 
output may be found by fixing the values of the fault 
parameters 't. and f3. Using the ou tpu t propositi on and 
its complement, all single and multiple faults of the 
class stipulated may be simulated and tests for these 
developed. We have mainly considered single faults. 
The appearance of network path terms in the sum-of-
products expression was mentioned as being useful for 
tracing signal paths. An example which illustrates 
the method was presented. 
The simulation which was developed to study the 
effect of faults on the outputs in the network was 
presented. It can be used to obtain test input infor-
mation for single or multiple output networks. An example 
which showed that it gives results equivalent to the 
analytical procedure was presented. 
Using the simulation and the various options which 
were described, fault data can be developed for a fault 
dictionary which can be used in an automatic checkout 
system. Alternatively, the simulation can be used to 
produce information for developing optimal test input 
combinations for fault detection. Using the fault 
detection test information, serial tests for fault 
isolation can be derived by applying a testing diagram. 
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4.1 
4 SEQUENTIAL NEWIORKS 
4 .. 0 INTRODUCTION 
Fault detection and isolation in finite state, binary 
sequential networks has been described by various 
authors (,~\~!' 39') @ These descriptions range from the 
abstract sequenti al machine experiments (10 7 ,2~ to 
( 37 52) diagnosis of total· sequential switching systems 88:128 • 
In this chapter, the specification of sequenaes: of discrete 
value input signal combinations useful for fault detection 
and perhaps isolation in sequential networks is discussed. 
For any given input sequence, the output sequence for the 
good network is compared with the output from a question~ 
able network. If any element in the output sequences is 
different, the fault will be detected. We show that it 
is possible to extend this comparison to develop fault 
isolation for some faultS e 
The effectiveness of a given input sequence for test 
purposes can be evaulated by computing the number of 
faults detected (isolated) out of the total possible. 
An empirical figure of merit ~ for a given in~ut sequence 
length SL, is 
TF@FD ~ = SL ( TF - FD + 1) , SL ~ 1 
where TF is the total faults and FD is the faults 
detected. The larger the value of ~, the more optimal 
the input sequence for detecting the given c~ass of 
faults. This figure of merit can be used to compare 
the effectiveness of_any two or more sequences wh~n 
applied to a given ne tworke If desired, FD can be 
replaced by fault isolation, Fl. 
4.2 
Some authors have failed to establish an; imllortant 
distinction between sequential machines and sequential 
networks or circuits$ Understanding the difference is 
imllortant in discussions on diagnosis. A sequential 
machine is an abstract rellresentation of a sequential 
network. The llossibility of describing a machine which 
has no llhysical counterllart is not to be discounted. On 
the other hand, the network is an electrical analogue or 
realiijation of the machine. Its external behaviour is 
equivalent to that sllecif'ied by the machine. This means 
that if' a given sequence of' inllut llatterns is alllllied to 
the machine and also to its network realization, the 
outllut sequences will be identical if' the machine and 
network have been llrollerly ~esigned and are f'ault f'ree. 
The machine signal rellresentation is in terms of' symbols 
whereas the network signals are voltage or current levels. 
Many sequential networks are synchronous where 
synchronization is llrovided by an external clock. In 
this challter, we will treat those networks constructed 
f'rom gates and clocked memory elements. It is stilluJ.ated 
that the combinational logic be comllosed of AND/OR/NOT 
logical elements~ Memory elements of the RESET/TRIGGER 
tYlle will be used. Although llractical networks use 
NAND/NOR logic and various memory elements such as J-K 
and set dominant f'lillf'lolls, we can sllecif'y the above 
tYlles as rellresentative of' tYllical sequential network 
comllonents without loss of' generality. 
Imlllicit in all of' the discussion is the limiting 
of' f'aults to those which occur in the logical f'unctioning 
of' the network gates or in the f'unction of' the memory 
elements. Also, all machines and networks are f'inite 
state (56) • 
4.3 
Two ideas are introduced in this chapter which are 
potentially useful for developing efficient sequential 
network test sequences e The first is the state exercising 
st9uence. It is a sequence of input combinations designed 
to cause changes in memory element states and which is 
potentially shorter than the conventional distinguishing 
seguence(23)e The distinguishing sequence does not take 
into account any physical characteristics of the network 
which may lead to a requirement for shorter test sequences. 
This is to be expected because distinguishing sequences are 
defined for sequential machines. The second-idea is that 
of state variable observabd.li tYe A machine which is 
completely state observable has an output function which 
depends on each state variable. It is potentially easier 
to isolate some faults if the output is an explicit 
function of the inputs and states~ A machine whose output 
depends on both inputs and states is a Mealy machine(g'2); 
Moore machines(107) have an output dependent on the states 
only. Most practical networks can be abstractly described 
by either machine. 
In Section 4e1, models of synchronous sequential 
networks are introduced. This section is followed by a 
discussion on the sequential network functional element 
diagnostic models in Section 4a2$ The distinction 
between sequential networks and sequential machines is 
made in Section 4.3 and the preliminaries for Section 4.6 
are discussed in Sections 4s4 and 4.5 which are on state 
exercising sequences and state variable observability 
respectively. Following the test development discussion 
in Section 4.6, a short discussion on empirical-
experimental test development methods is given in 
Section 4.7 which concludes the chaptere 
4.1 MODELS OF SYNCHRONOUS SEQUENTIAL NETWORKS 
An external description of a sequential machine 
is shown in Figure 4.0. The input signal levels 
4.4 
X =i!tXi,X2, ••• ,xmJ and output signal levels Z = tZi,Z2' 
••• ,Zq3 are vectors whose elements come from the set 
B = to,13. X is applied to m input terminals and 
Xi SEQUEr'JTIAL Zi 
x 2 MACHINE Z2 
• 0 
xm Z q 
External Description of a Sequential Machine 
Figure 4.0 
Z is observed or computed at the q output terminals. 
Each possible combination of signal levels will be 
called a signal value. For Simplicity, we will use 
input and output to mean input s'ignal value and output 
signal value respectively. 
i;'.±he symbols X(t) and Z(t) will denote the input and 
i"I~;!' 'j;:,RI~Py.t at time t. Because the networks which we will be 
t~e:'~ting are synchronous, it is convenient to restrict 
observation times to the instants specified by 
t = 1,2,3, •••• It is assumed that these times correspond 
to clock pulses. 
The fact that clock signals are pulses means that 
although X and Z are restricted to 0 or 1 levels, the 
clock and possibly reset are pulse or return-to-zero 
signals. Pulse signals will be used exclusively for the 
timing and reset functions and need not be further 
discussed. 
4.5 
In Figure 4.1, an internal description of the 
sequential machine is given which affords a finer 
description than the external description. A yet to be 
I x( t) 
y( t) 
dombinational 
Network 
~ (t) , 
y( tf1 ) 
Reset i>----- --0:: Clock (Tri gger) 
Internal Description of Sequential Machine 
Pigure L~.1 
define d set of signals appears on the input and output 
terminals of the memory unit. These are the sequential 
network state~ignal~ and are written Y ~ tY1'Y2""Ynl. 
The state at any time t is written y(t). The relationship 
between the input, state, and output signals can be 
written as mappings given by 
w x Xy --+ z 
XXy --+ Y(t+1) 
where w is the Q3tput function or mapping and u is the 
next state mapping. y(t + 1) (or yl) is the !lext state. 
wand u can be equated with the output assignment 
and state assignment Boolean functions. This equivalence 
is shown in Figure 4.2(a). The combinational network 
portion of Figure 4.1 is divided into the output 
combinational network and the next-state combinational 
network. The equations show that w is given explicitly 
in terms of FB and u is given by FB • The delay unit Z Y 
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in Figure 4.1 isShown in more detail in Figure 4.2 (b). 
It is assumed that each state variable y* is delayed one ]. . 
unit of clock time by one of the memory elements. 
The cause-effect or input-output relationships among 
input, state, next state and output given in Equation 4.1 
are described by a state diagram or state table(56). An 
example of a state transition diagram for a sequ~ntial 
machine is shown in Figure 4.3(a). The diagram i'stofarca 
network with three states A,B and C. The arrow direction 
indicates a state transition. For example a state which 
changes from A to B under the input signal 0 and with an 
output 0 is shown at the top of the diagram. There is 
no direct transition from B to A. In this type of diagram 
the branch la be lling is lIInJ;lU t/ Ou tpu t\~ The s ta te 
transirtion table shown in Figure 4.3(b) is equivalent to 
the diagram in Figure 4.3(a). If a network has k 
terminals, the state table will contain 2k columns. The 
network representation for the machine described by 
FigureLtl.~ will have a single input terminal, a single 
r 
output terminal and at least two state variables. 
The network output sequence depends on the starting 
state(56) and the input sequence. This can be shown 
using the example machine in Figure 4.3. Suppose that the 
machine represented by Figure 4.3 has the input sequence 
001011 applied to its input terminal. If the starting 
state is ~, the output is 000000 and the state sequence 
is ABGABBB~ Similarly for starting sta~p ~, the output 
is 010000 and for C, 100000. , These can be verified 
using either the diagram oflbable I> 
,); 
An essential difference between the machine and its 
network representation is the state aSSignment(~~8). In 
the machine description in Figure 4.3, the gene~al states 
Input 
1/0 Pres en 
stat 0 1 e· 
A B 0 C 0 
_. '.-
B C 0 B 0 
C B 1 A 0 
State T~ansisition State Transition 
Diagram Table 
(a) (b) 
Figure 4.3 
4.7 
are A,B and C. A state assignment specifies the general 
state as a combination of network state variable values. 
If the number of state variables is n, there are 2n 
different state combinations possible. This will require 
n 
n memory elements. The number 2 must be equal to or 
greater than the number of general machine states. A 
possible assignment for the states in Figure 4.3 would be 
A = 11, B = 00, C = 01. A primary sequential network 
design problem is deciding how to allocate these network 
states. 
4.2 DIAGNOSTIC MODELS FOR SEQUENTIAL NETWORK ELEMENTS 
The FE diagnostic models ·from which all synchronous 
sequential networks may be constructed are shown in 
Figure 4.4. Combinational elements are the FAND and FOR 
type presented in Figure 3j7 in Chapter 3 and the FNOT 
gate is the fault able NOT gate. The memory element shown 
in Figure 4.4 is representative of a class of units used 
in network designs. Although each type of memory element 
has individual differences and properties which may be 
desirable for particular applications, . the element in 
Figure 4.4 possesses the memory, delay, clocking and reset 
properties of more complex elements. It may be observed 
from the function table in Figure 4.4 that the element 
is basically a delay element with reset override. That 
is, if the reset is activated, the next output will be 
low no matter what the present input may be. 
Although logical variables can be appended to the 
memory element to simulate logical faults,we will not 
incorporate this refinement here. However, if the memory 
element is to be applied in a simulation, this alteration 
to the function can be made. We have shown stuck-at-zero 
Combinational Elements 
RESET 
y(t) ME kIi-- y( t+1 ) 
CLOCK 
<.I yu r~ c y yO yi 
0 0 1 0 0 1 KEY: 
0 1 1 0 0 1 c CLOCK 
1 0 1 1 0 1 r RESET 
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Memory Element 
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4.8 
and stuck-at-one faults as yO and y1 in the table in 
Figure 4.4. 
4.2.0 Combinational Element Faults 
The types of combinational element faults postulated 
are: 
1. Output s-a-1 
2. Output s-a-O 
The properties of the gates and the methods for simulating 
these faults were covered in Chapter 3. Justification for 
assuming this class of faults was also given there. 
4.2.1 Memory Element Faults 
All memory units are assumed to be reset-trigger 
uni ts and are assumed to develop faul ts of the foll,owing 
types. 
1. The element will not reset. It stays s-a-O or 
s-a-1 on the reset pulse. It may still trigger 
properly. If it triggers correctly then, the 
s-a-O fault is an "artificial" fault and not 
detectable. 
2. The element will trigger from the reset state but 
stays s-a-1 until a reset pulse is applied. 
These faults are summarised in the table in Figure 4.5. 
The values for y(t) are given in each column. 
The faults s-a-O and s-a-1 are the easiest to detect 
and isolate. The T.F.-1 (trigger fault s-a-1) is more 
difficult to detect because it will not appear until the 
second trigger is applied. This might be well along in 
Taple o~ Faults and E~~ect on y(t) 
i=RESET NOTRIGGER TRIGGER TRIGGER FAULT 
or (t=1 ) (t=2) TYPE 
Output 
0 0 0 0 s-a-O 
1 1 1 1 s-a-1· 
0 0 1 1 T.F. -1 
1 1 0 1 INTERMITTENT 
0 0 1 0 Reset Fault 
Figure 4.5 
the input sequence. The third type is the intermittent 
which ~ails to respond to the reset pulse. It is termed 
intermittent because it mayor may not a~~ect the output, 
depending on whether the output was 0 or 1 on the 
application o~ the input reset pulse. 
4$3 MACHINE EXPERIMEfITS VERSUS NETWORK DIAGNOSIS 
The properties o~ a distinguishing seguence have 
been described by Moore(io7) and applied by Hennie(56) 
and Kime(7 i ) to sequential machine ex~eriments. Kohavi 
Lavallee (72) ,and Kohavi and Kohavi (73 have extended the 
application to sequential machine design with ~ault 
detection capabili tie s and have introduced the variable 
length distinguishing seguence. 
A sequence o~ input combinations which will produce 
a di~~erent output sequence ~or each initial state is 
called a distinguishing sequence. By applying a 
distinguishing sequence to a sequential machine and 
observing the resulting output, it is possible to determine 
the initial state o~ the machine. 
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In develoPinf checking experiments ror sequential 
machines, Rennie 56) has assumed that an experiment can 
be designed to determine that the machine is good ir 
the rollowing conditions apply: (a) the machine has a 
distinguishing sequence, (b) no two states are 
equivalent (the machines is reduced), and (c) the 
machine is strongly connected. Ir these conditions apply, 
then a checking experiment will consist or an input 
sequence which causes the machine to perrorm a trans-
ition rrom each $tate to every other state. The 
experiment usually begins by.applying a homing sequence 
which puts the machine in a known state. Starting rrom 
the known initial state, a distinguishing sequence is 
applied and the corresponding outputs are observed. Any 
state transitions not covered by the distinguishing sequence 
are then veriried by applying an appropriate sequence. 
Ir the outputs ror the given inputs are correct, which 
can be determined rrom the state diagram, then the 
machine is judged good. Any deviation rrom the good 
outputs during the course or the experiment causes the 
machine to be judged bad. At any stage during the 
experiment ir all outputs have been the correct ones, the 
machine is judged possibly good. 
Sequential network diagnostic test procedures have 
been developed rrom the machine checking experiments. In 
a checking ex:p erimen t, no knowle dge or theractualcircui try 
in the network is assumed. Indeed, a checking experiment 
as derined by Rennie is independent or any partio~lar 
circui t,. For this reason, it is presumptuous to assume 
that machine diagnostic procedures applied to networks 
will be erricient. Needless to say, a machine experiment 
cannot be adopted to rault isolation. A synchronous 
network reature which is potentially userul ror decreasing 
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the test length is the capability of selecting the initial 
* state • This freedom eliminates the necessity for 
applying a homing sequence. Another questionable 
requirement of the machine experiment is the necessity 
for verifying each &tate transi tiona From physical 
conSiderations, one can argue that if each memory element 
transition can be verified, the memory section of the 
network is good. For example, it may be sufficient to 
apply a sequence which verifies that each memory element 
is working properly. If all elements reset to a given 
state and if they perform the required transitions, they 
are judged good. Because more than one state.variable 
may change at a time in a synchronous network, sequences 
which cause the greatest number of state variable 
transitions are the most desirable. ASynchronous 
networks are designed to have only single state variable 
transitions in order to eliminate races or hazards(&,6o,93). 
Oonsequently, shortening test lengths by exciting several 
transitions is not possible for these networks. 
Using a circuit oriented approach, a synchronous 
network test should consist of applying input sequences 
which wi 11 veri fy proper operation by checking 
1. Output logic 
2$ Next state logic 
3e Transition of memory unitsoand the RESET state. 
The main problem in synchronous sequential network 
diagnosis is to specify input sequences which will verify 
* In ,asynchronous network diagnosis, the ability to reset 
the memory units to a known initial state may not be 
possible. For this reason, it is necessary to apply a 
homing sequence as the first input sequence in a-
synchronous network testing to put the network in a known 
state. 
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correct operation of each of the two logic networks and 
the memor,v units and which are short enough for practical 
apPlication(71). There are two distinct but interrelated 
facets to this problem. One is the limitation on 
independentlx selecting the inputs to the output logic. 
The other is the fact that only indirect observation of 
the next state logic outputs can be made. 
We propose in this chapter to treat these two facets 
by devisi ng input sequences which wi 11 verify each section 
independently assunlingthat the other two sections are 
fault free. If· desired, an intersection process can be 
applied which detects and eliminates redundant input 
sequences and hence reduces the total number of terms in 
the testing sequence. This can lead to a potentially 
short test sequence. 
In the next two sections we introduce two useful 
heuristics. The first is the state exercising sequence. 
This is an input sequence which will cause the memory 
elements to cycle through their possible transitions. 
In Section 4.5, the idea of state variable observability 
is introduced. 
4.4 STATE EXERCISING SEQUENCES 
A state exercising sequence is an input sequence 
which causes the state variables to make the transitions, 
Oo-? 1 ~ 0 or 1 ~ Oo-? 1 at least once. If in a synchronous 
network, the reset state is assumed to be the starting 
state, the variables will be requireq to go from 0 to 1 
and back to 0 (assuming all resets are 0). The input 
sequence (X) which causes the variables in the set 
~Y1Y2YS'" .yn~ to change through the values Oo-? 1 o-? 0 
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is called a state exercising sequence, 
Heuristically, if the output is correct for each 
state in the sequence, then the memory units are 
probably good. This follows from the fact that if all 
memory units have gone~,:through one complete cycle, then 
the only sources of errors will be in other state 
variable transitions. These errors would be those 
caused by errors in the next state logic. 
Consider the Moore machine-developed-network. The 
output is a function of the states only. This means that 
if for a given state exercising sequence, the states are 
set sequentially and one-at-a-time faults are tested by (ljj2 5 ) 
using a Boolean difference then the set of memory 
units which will be verified in each step can be written 
as ~y1v. If there are N combinations in a sequence, 
then the intersection of the N iY1v sets can be taken. 
If there is a~ element in the set of state variables Y 
not in this intersection then the particul~r state 
variable exercising sequence will not test for this 
fault. This possibility amounts to the particular 
variable behaving like a don't care conditions or a 
redundant variable (in the prime implicant sense) for 
this particular state variable exercising sequence. 
Basically, this means that errors in the memory are not 
necessarily detectable for the particular state exercising 
sequence. 
For the Mealy designed network, the output is a 
function of both the state and the input. In this case, 
detection of faults both in the states and the input 
values is possible$ If the inputs are assumed to be 
error free, then the same procedure used for error 
detection in the Moore network may be applied. To 
design a state exercising sequence, a state table which 
'/ 
-' -:- ' 
4 .. 5 NETWORKfSTATE OBSERVABILITY 
A network which contains all y. in the output function 
.J 
equation is)scll.idG~obe completely: obseDvable. The 
implications of this condition can be claDified by the 
following discussion. 
Suppose that a given input vector X1 is applied to the 
combinational network and Y1 is the present state. If the 
network is functioning properly, the next state and output 
will be predictablee For a subclass of errors in the 
state vector, the output will not change from its good 
value. This means that more than one combination of the 
y. in the state vector will give the same output when 
J 'H' --
the particular input pattern is ~~ However, certain of 
the incorrect states will cause '~he output to be in error. 
The particular ~et of state errors that changes the 
output under ~~~articular input combination;;Will be 
, "( 
termed the output observable state vector errors under 
the input ~ If a sequence of inputs exists for which 
all possible state transition eDrors are detectable, the 
network is said to be observable for the class of errors 
and the· errors are detectable for the particular input 
t 
patterns. 
A Moore network is completely state variable observable~ 
Th.is means that the output is a function of each state 
variable.. Unless the network is redundant, the value of 
each variable affects the value of the output. If the 
output function is realized by a canonical gate 
network( 1;77), each term in the sum of products expansion 
is represented by a separate gate" In this case, each 
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term of the canonical expansion can be tested separately~ 
We wi 11 assume tha t the ne tworks discussed have been 
designed and that a schematic diagram or the logical 
" eQua tions are available. If we W6iPe a t liberty to 
specify how a network should be designed so that its 
properties were optimum for testing, then a minimal 
length state exercising seQuence and complete state 
variable observability would be two impGrtant criteria. 
The possibility of "design for testing", particularly 
for the state assignment networks also merits further 
study. 
4.6 TEST DEVELOPMENT 
4.6.0 Treating Memory Faults 
A seQuential network will be denoted by M. The output 
of M for a particular input-state combination will be 
written MXY • The reset state will be written as Yo to 
indicate that all states are reset to zero. For a 
particular input reset combination X.Y, the output will 
X Y 1'0 :i. 0 M . ., All one-at-a-time changes in 'the state variable 
values wi 11 be denoted by c (Y) • 
A state exercising seQuence can be applied which 
starts with the reset state. For each step of the 
seQuence, the output MXY is computed. Th~n MXc (Y) is 
computed. If any change c i causes at least one of the o~tputs* to be different, this will be written 
. Xc. (Y) 
- 1 M • If changes are made seQuentially and there. 
are n state variables, a table of transition· faults can 
i 
* The network may have more than one output terminal. 
FAULT 
1 2 3 
• 4 5 6 7 
Fault 0 -7 1 ,/~ 1/ V- v V 
Fault 1 -7 0 I/' v V- I/' V , 
Input Sequence 
Element 
Memory Transi tion Fault Detection Table, Input = (X) se 
be compiled like the one shown in Figure 4.~. This 
table contains a tick if a transition change fault will 
be detected by an output discrepancy. The .inIlut sequence 
interval when the fault is detected is shown in the third 
row of the table in Figure 4~.6. The entry abovv€! the 
dia gonal a pplie s to the 0 -7 1 fault and the en try below 
the diagpnal refers to the 1 -7 0 fault. No entry indicates: 
tha t the fault cannot be detected by using the particular 
sequence (X)se& As an example, state variable No~ 4 
with a transition fault 0 -7 1 is detected on the 5th 
input patterns 
4 e 661 Treating Logic Faults 
The di fficul ty in detecting :raul ts in the output 
logic has been mentioned as being that of generating 
the proper input-stat~ signals. The required XY 
combinations can be specified using methods disoussed 
in Chapter 3. The difficulty ,lies in selecting a 
sequence of X( t) such that Y( t + 1) is the desired state. 
It is difficult to detect faults in the next state 
logic because the output from this logic is delayed 
one unit of time by the memory element. Consequently, 
the following procedure is required: 
1 e Ascertain as far as possible that the present 
state is correct. This can be done using memory 
fault checks mentioned previously. 
2. Using the present known state, select an input X 
which will test a portion of the next state logic. 
If the next state logic output is incorrect because 
of a logic fault, thi s faul t will appear as an 
error in the next state variable corresponding to 
that output. 
3. The next input applied is one which will give the 
correct output if the state is the good state and 
an incorrect output if the previous state logic 
variable mapping was erroneous. 
In the next section, we show how these ideas may be 
adapted to fault detection and isolation in a network 
which has been designed according to Gray code transitions. 
4.6.2 Test Development Procedure 
The combinational network shoWn in Figure 4.~(a) is 
*' state observable. It has a state diagram shown in 
Figure 4~L¥(b). This can, b e verified by the s tate and 
output equations .shown in Figure 4.-f$ (d). The state 
table (Figure 4 .. Tj'/( d)) has been included for convenience. 
The state coding shown in Figure 4.~(c) is the Gray type 
code mentioned previously. 
The test procedure follows the sequential test defined 
in_Chapter 1. Here we use the state table to develop a 
*A stronger observability occurs when y and y appear in 
the MSP (77) FBz • 
1------------
1 I Xi 1 Z 
_..J 
:- _ ~ __ I I y 2 (t+1 ) 
RESET TRIGGER 
Network Showing!:L'ogic 
'\,f,,,-',fI"f 
and Memory 
(a) 
Yi(t+1) = xY2 
y 2 (t+1) = Yi Y2 
State and Output EQuations 
(c) 
A 
B 
C 
D 
Y 
0 
0 
1 
1 
Y 
0 
1 
1 
0 
'i ,I 
RESET 
State Transition Diagram 
for Network ehown in (a) 
(b) 
INPUT 
STATE 0 1 . 
A B 0 B 0 
B B 0 C 1 
C Ai D 1 
D B 0 B 0 
State Table 
(d) 
State Assignment Coding 
(e) 
Figure 4.7 
state exercising sequence which is a distinguishing 
sequence. The network is strongly connected and 
reduced. The state exercising input sequence which 
will be applied is 0110101. 
If the network is reset, Y1 = ° and Y2 = 0 and the 
above sequence is applied, the output sequence which 
results is RESET 0: 0110110. The top pow in the output 
assignment fault chart shown in Figure 4.~(a) lists the 
FAULT'~ INPUTS and REMARKS. The inputs to the network 
\ 
when it is good are shown in the row labelled GOOD under 
REMARKS. The XY1Y2 vectors for the 7 interval sequence 
are 000,101 ,111 ,010,101 ,011 ,100. The outputs for the 
fault free network are shown immediately below~ R.S. 
means reset. The outputs obtained for the output 
assignment network containing various types of faults 
are shown in the respective rows. The REMARKS column 
shows the time interval output value corresponding to 
the particular faul t e For examp Ie, gate number 2 s tuck-
at-zero will cause the output during the 6th time interval 
to be 0 ra ther than 1 e The stuck-at-one fau1ts all have 
the same effect on the output. It stays at 1 no matter 
what the input. Note that the outputs are terminated 
at the point at which a fault is detected. This makes 
i t possible to use the informa t ion for fault isolation 
simply by recording the time interval at which the 
output differs from the good output. In facit, it may 
be possible to use all of the output sequence to obtain 
information which is unique to the various faults by 
using a test diagram. This has not been illustrated for 
this exanj.ple. 
, 
\ The state assignment fault chart shown in Figure 4.$(b) 
contains only that information which was not obtained on 
the output assignment fault chart. Specifically, the 
OUTPUT ASSIGNMENT FAULT CHART 
FcAULT INPUTS . (xy 1 Y 2 ) REMARKS 
R .. S. 000 101 111 010 101 011 100 
ELEMENT FAU~T GOOD 
0 0 1 1 0 1 1 0 
GATE 1 s-a-O 0 0 0 ... 2-0 
"~ATE 2 s-a-O 0 0 1 1 0 1 0 6-0 
GATE 3 s-a-O 0 0 0 2-0 
GATE 1 s-a-1 1 . 1-1 
, 
GATE 2 s-a-1 1 1 -1 
GATE 3 s-a-1 1 1--1 
, 
TIME 0 1 2. 3 4 5 6 7 
R .. S. = r = reset 
Figure 4 .. S(a) 
STATE ASSIGNMENT FAULT CHART 
R",S. 0(:)0 1 01 1 1 1 01 G 101 011 100 
ELEMENT FAULT GOOD 
0 0 1 1 0 1 1 0 
GATE 4 s-a-O 0 0 0 2-0 ' 
~ 
GATE 4 s-a--1 . 0 0 1 1 1 4-1 
TIME 0 1 2 3 4 5 6 7 
R .. S.. = r = reset 
, . 
,Figure 4,,~(b) 
I 
NGT gate (gate number 4 in Figure 4i1,'~i(a» is the only 
one included in the chart. A s-a-G fault on this gate 
is discovered during the trigger pulse at time 2. The 
same indication is given by gate 1 and gate 3 in the 
s..;.a-O conditio n. 
4.19 
;,. '\ The memory faults wlimch are detectable through output 
\ ~. " 
observations are shown in Figure 4.'(30 There are six 
'1\ 
possible faults correspondi ng to the' types shown in the 
table in Figure 4.5. Note that ·~i\i{l)ere is one fault (M-1 
with trigger fault 1) which cannot be detected by the 
state exercising sequence selected. Soaltho'Ugh the 
sequence is a state exercising sequence, its length is 
insufficient to detect this fault. 
It is apparent that certain of the faults will not 
always be detected or isolated by the state exercising 
sequence. For example, the gate s-a~1 faults for the 
output assignment all give the same indication for the 
R .. S. pulse and for all succeeding inputs" It is possible 
to use a fault tree similar to that described in 
Ohapter 1 (and 3) to determine the source of a given 
failure. In general, it may be observed that if two 
fault indications occur in the same time interval, it 
will be impossible to distinguish between the two fault~~ 
We are here assuming a single output terminal network. 
An alternative which we have mentioned is to extend the 
sequence to the end and see if any addi t;ional bi ts differ. 
For$~e given example, all but one of the faults was 
detected"'by the given sequence.. However, it is not 
possible to obtain isolation ofa single element. Those 
faul ts giving the same incorrect output at the time 
interval are summarized below: 
;MEMO:gy FAULT OHART 
R"S .. 000 1 01 1 1 1 010 101 &11 100 
ELEMEijW!: FAULT GOOD 
',,,<:".,l, 
0 0 1 1 0 1 1 0 
. it'" s-a--O 0 0 1 1 0 1 0 6-0 .. ,.:;,1 
r-':t7:.:, 
~2 s .... a-O 0 0 0 2-0 
M-1 s-a ...... 1 0 0 1 1 1 4-1 
M-2 s-a-1 0 0 1 1 1 4-1 
M~ T.F.1 0 0 1 1 0 1 1 0 
M-2 TiiF.1 0 0 1 1 1 4-1 
TIME 0 1 2 3 4 5 6 7 
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SUMMARY 
TtME FAULT 
1 Gate 1 s-a-1 
Gate 2 s-a-1 
Gate 3 s-a-1 
2 Gate 1 s-a-O 
Gate 3 s-a-O 
Gate 4 s-a-O 
M - 2 s-a-O 
lJ. Gate 4 s-a-1 
M - 1 s-a-1 
M - 2 s-a ... 1 
M, - 2 T.F ~1 
Gate 2 s-a-O 
M - 1 s-a-O 
This summary shows the time at which the outlmt is 
di~~erent ~rom the good output and lists the possible 
~aulty elements~ As mentioned, a test diagram could be 
developed to obtain ~aul t isola tion informa ti on by using 
the output for all time intervals ., 
Using the figure of merit given in the Introduction 
we have 
!1 
TFoFJ) TF 14 = SL ( TF = FD + 1 ) = 
F0 = 13 
= 13 SL = V 4,,2 
the maximum value of !1 for any network will be TF .. FD ~ 
!1 can be normalized to 1 by di vidi,ng b7 TF .FD. 
I 
\ 
,\ 
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4.7 EMPIRICAL-EXPERIMENTAL METHODS FOR FAULT DETECTION 
4.7.0 Introductory Comments 
In many cases, fault detection equipment must be 
designed to work for networks already in operation. This 
means that the sequences used to detect faults must be 
developed after the network design has been completed. 
In some cases, the state table and/or network equations 
will not be available. For diagnosing faults ih a 
, 
network on which little of the detailed operating 
descriptions are :known usually requires empirical-
experimental methods. 
Lee has developed a method for fault detection and 
isola tio n in digital seqw::~:p. tial networks based on 
emllirical methodse\7 9 )Det~6t±ng' the absence of a 
" 
correct signal in a sequence or the presence of an 
incorrect signal in the sequence is the basis of his 
technique. An ensemble of signals which appear in the 
i 
system is selected which he calls kjJyevents. The order 
of occurrence of these signals is importanto If a network 
fault occurs, it is assumed that a departure from the 
prescribed sequence will follow. The incorrect sequence 
can be detected by feeding the ensemble into a gating 
circuit which compares the set of gated signals with a 
copy of the good gates signals o A fault can be indicated 
by an EXCLUSIVEI OR of the copy wi th the actual network 
signal s ~ By", noting the time at which a fault is 
indicated it is possible to determine the incorrect line 
on the gating which will in turn be related to some 
specific fault within the network. Lee states that test 
diagrams can be used to develop ~ault isolation methods 
from the given data. 
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The basic drawback of Lee's method is that it 
requires special hardware for its implementation. In 
addition, its effectiveness cannot be estimated a priori. 
Manning has described an empirical-experimental method 
for self-diagnosis in a computing system(91). He applies 
both simulation and detailed analysis of the properties 
of the computing system to arrive at a sequence of tests 
for self-diagnosis of the particular machine. He makes 
many conclusions. Among these is the fact that an 
asynchronous, level logic, cascade-organized machine is 
the most amenable to self-diagnosis. His method depends 
on a simulation program devised by Seshu(126). Jones 
and Mays(65) have described a technique for verifying 
the integrity of large scale integ~ated sequential network 
blocks. The method which they used is what they describe 
as an "integrated approaCh". They employ the best 
features of Seshu's technique and add a few of their own. 
A six gate sequential network which they use as an 
example required 19 input combinations to detect all 
possible one-at-a-time faults. They have assumed stuck-
at faults only. 
4.7.1 Adapting Pseudo Correlation to Sequential 
Network Testing 
In cases where the analysis method described in 
Section 4.6 cannot be applied because the networks are 
too large, the state tables are not available or time 
does not permit the detailed analysis, the method 
described in this section can be used. 
The method presupposes the availabi11ty of a good 
copy of the network in its phM~~cal realization or a 
model of the network. The model is preferred because it 
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can be used to develop a comput~~ program which contains 
a f'ault simu,l'/3.tion routine. This permits possible input 
sequences to be evaluated f'or their ability to detect 
f'aults of' various types~ The method is essentially 
identical to the pseudo correlation method o.escribed in 
Chapter 2 f'or analogue networks. It is assumed that a 
sequence of' known input symbols is applied to the sequential 
network and that one of' the outputs is monitored. If' the 
network is good and the initial state can be set, the 
output sequence obtained f'or the given input sequence will 
be of' a particular f'orm. Again, we assumed that a f'ault 
of' some type will cause a deviation in the output signal 
f'or the same input sequence. This is Lee's assumption. 
If' no deviation is observed, the network is judged·good. 
If' a deviation occurs, the sequence will have at least 
one output symbol (bit) dif'f'erent f'rom the good sequence. 
If' suf'f'icient input symbols are applied or if' more than 
one output terminal is available, then a f'ault will cause 
at least one of' the output bits to be dif'f'erent f'rom the 
good network response. 
There are various ways of' measuring the output 
sequence but the one which we suggest is based on the 
expression 
M 
.1/1= 2j n . 2 Z(n~t) 
n=o 
where the weighting f'unction w (see Chapter 2) is 2n , 
M is the output sequence length and Z is the output. 
Because the value of' 1/1 is a real number, it can easily 
be incorporated into a f'ault dictionary f'or a posteriori 
di·agnosis. As an example of' thi s method, Figure 4.10 
shows the output signals f'or a good network and f'or a 
network wi th a f'aul t. The f'aul t is indicated on outpu,t zg 
Z 
2 
x 
~-+-+f-C·~I ~~rJ~'-~1 '~I~I-+I~I~I ~t ___ 3_14_2 (~--~ 
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1650 (g)~> 
3142 (~~ 
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[I 1·-r;~~~~[~J~.-~~=~l-1~ .1--1 _1_906 (b) 
ln~LiJL!r2J-~ JZ~-~m1ClEC11~@1~~~~-
KEY: g >'fgoo'd 
b :fault 
Psuedo correlation glvlng :fault indication out~ut 
Z3 during time interval 9. 
Figure 4.10 
and occurs during the output time t = 9. This gives a 
pseudo correlation value of the signal of 1906 rather 
than the value of 1650 for the network without the 
fault. 
4.24 
Informa ti on of the type shown in Figure 4.-tO can be 
developed by manual fault insertion(~b) but preferably by 
a computer simulation using network element models. It is 
possible to use the method for very large networks by 
breaking the network at suitable terminals and simulating 
the faulty network. An input sequence which gives an 
output which differ,s from the output for the good network 
can be developed by an exhaustive method or by interaction 
with the computer program. The outputs from the faulty 
network can then.be applied to the successive networks 
and the observable output can be pseudo correlated. If 
a discrepancy is noted, the fault is detectable. If the 
pseudo correlation gives a value which is different from 
p.ll other values for all other faults, the fault can be 
isolated~ The idea can be illustrated by the network 
shown in Figure 4.11. There are four sub-networks shown 
connected by the lines (there may be several wires per 
line) a,b, and c. The outputs a and b can be used as 
inputs to the network 3 and the output sequence c and b 
used as the inputs to network 40 If the network number 3 
2 
z 
4 
Figure 4.11 
is f'aulty, the various f'aults will alter the output 
sequence on line c. Using a f'ixed sequence on x, the 
various f'aults in 3 can be simulated and the output c 
can be f'ed into ne twork 4 along with the sequence on b. 
For f'ault detection, a sequence x which gives an output 
sequence z which is incorrect at one point in time will 
be suf'f'icient. If' one of'the symbols in c is incorrect 
f'or a f'aul t in sub-network 3, this :faulty sequence can be 
used along With the good sequence on b to stimulate sub-
network 4e If' the f'ault is output observable, at least 
one bit of' the output sequence on z will be incorrect. 
It is possible then to use a simulation to develop 
f'aulty output sequences f'or the various network elements 
and test the individual elements f'or their processing of' 
the f'aulty sequences. In many cases, the insertion of' a 
i'aul ty bit at any point in the sequence wi 11 cause the 
output to be in error. If' it does not, then the f'ault 
is not output detectable by the given input sequence x. 
It could be argued that if' the network is non-redundant 
and if' there are no equivalent states, then the output 
must be dif'f'erent f'or some input sequence if' there is, 
a f'aul t~Tin one of' the sub-networks. 
4.8 SUMMARY AND CONCLUSIONS 
This chapter has discus.sed the diagnosis of' 
synchronous sequential networks. The state exercising 
sequence and state variable observability have been 
def'ined and their application to diagnosis explained. 
The advantage of' considering the actual network 
components when developing diagnostic inf'ormation is the 
possibility of' f'inding shorter test input sequences. 
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Because the checking eXlleriments develolled by Hennie 
dellend on verifying all state transitions, they cannot be 
e:f:ficient. The state exercising sequence is llotenti(ally 
e:f:ficient because the network circuitry is considered. 
I:f a sequential network is to be designed :for e:f:ficient 
diagnosis, the states should be observable in the sense 
which we have de:fined. In addition, a synchronous design 
which has a state assi~ent which causes all memory units 
I','" 
to change state during one ti me interval is llotentially 
use:ful :for di agnosi s o:f memory trans i tion :faul ts. 
Although the technique :for detecting :faults which was 
describ.ed in Section 4.6.2 is recommended, the eXllerimental-
emllirical technique can be used :for a llriori develollment 
I 
when the more analytical method cc~nnot be alllllied. 
The ideas in thi s challter are still in llrim~ti ve f'orm. 
It is believed that the state exercising, l;3equenceis 
worthy of' :further investigation. State variable observa-
bili ty should be "~esiged in" when possible.·· 
Although we have not considered the llossibility here, 
there are strong arguments :for constructing canonical 
MSP or MPS(?7) outllut and state aSSlgnfuemt networks to 
reali ze olltimal sequentiFll netWork· digtgl'lOS tic tests. 
This is :feasible with chealler LSI networks now being 
developed. Hence, the idea 0:[' minimal :qetworksmay be 
only one consideration in the design llrocess. 
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EPILOGUE 
The movin~[~f'inger~wrfte~(p" 1i1:p.a~ =:h9-v:Lng . J·V . 
wri t, 
Moves on: 
Nor all your piety nor wit, shall lure 
it back 
To cancel half' a line, 
Nor all your tears wash out,a word of' it. 
OMAR KHAYYAlliX 
In this thesi~, a step has been made along the path to 
f'ormulating an a:pproach to hybrid electrical system diagnosis. 
Many questi ons on the engineering signif'icance of' this work 
remain to be ans wered. 
The formulation and solution of' models which represent 
im:portant f'acets of' a particular physical phenomenon is the 
engineers f'orte. Because f'aults can alter the physical 
characteristics of' a system, the f'ormulation of' mo~els which 
apply to many variations of' a network is usually more 
dif'ficult than a single solution. Algebraic models based 
on continuous f'unctions are potentially the most useful 
because they represent the totality of solution. The 
diagnostic model represents a large number of variations Qf' 
a parti cular structure - component network • 
• > 
Solution to many unsolved problems would contribute 
gr~atly to general system diagnosis which will be required 
I .• ,
for advanc ed systems. So~t?: of the Problems are as follows: 
1,. Specif'ication of' methods f'or partitioning the system 
f'or diagno stic analysis. 
2. An investigation into the best organization f'or 
implementing diagnostic tecb,ni(J.ues. This would 
include consideration of' testing e(J.uipment, test 
Lrneas;urement methods and the placement of' test points. 
3: General precepts f'or "system d:esign f'or diagnosis". 
. i ,.:-. 
4. The development of' interactive digital computer 
oriented diagnostic design methods. These would 
be similar to the computer aided per~ormance design 
programs which are becoming increasingly more 
important. 
These are but a f'ew of' the problems that require 
solving. Improvements to the techniques presented here 
would be the next step in the continuation of' this 
investigation. In addition, relationships between power 
system f'ault protection and hybrid electrical system 
diagnosis could well be looked at. For purposes of' 
applying the approach proposed, electro-mechanical systems 
containing servo's, gyroscopes and perhaps some hydraulic 
or f'luidic equipment could f'orm another branch of' 
investigation. 
